

# 1.5GHz to 7GHz Programmable Gain Downconverting Mixer

## FEATURES

- Optimized Gain Flatness from 2.5GHz to 7GHz
- 31dBm Output IP3
- 9dB Power Conversion Gain
- 15.5dB Adjustable Gain Range
- SPI or Parallel Gain Control in 0.5dB Steps
- Very Small Solution Size
- 3.3V Single Supply
- Low Power and Shutdown Modes
- 28-Lead (4mm × 5mm) QFN Package

## **APPLICATIONS**

- 3.6GHz, 4.8GHz and 5.8GHz Band Wireless Infrastructure Receivers
- Wireless Repeaters
- Military Radar and Communications Receivers
- Test and Measurement Equipment
- Software-Defined Radios

# TYPICAL APPLICATION



DESCRIPTION

interface to differential IF filters and amplifiers. The mixer is optimized for the 3GHz to 7GHz RF frequency range but may be used down to 1.5GHz with degraded performance.

The LTC<sup>®</sup>5555 programmable gain downconverting mixer

is ideal for receivers that require precise gain setting. The

IC incorporates an active mixer and a digital IF VGA with 15.5dB gain control range. The IF gain is programmed in

All registered trademarks and trademarks are the property of their respective owners.



# **ABSOLUTE MAXIMUM RATINGS**

(Notes 1, 2)

Supply Voltage ( $V_{DD}$ , $V_{CC}$ , IF <sup>+</sup> , IF <sup>-</sup> )4V EN Input Voltage0.3V to $V_{CC}$ + 0.3V, 4V MAX LO <sup>+</sup> , LO <sup>-</sup> Input Power (500MHz to 8GHz)+10dBm
RF Input Power (1.5GHz to 7GHz)+20dBm LO <sup>+</sup> , LO <sup>-</sup> DC Voltage±0.5V
IF DVGA Peak Differential Input Voltage±4V
PS Input Voltage
SDI, CLK, CSB, RP, D <sub>X</sub> Input Voltages0.3V to V <sub>DD</sub> + 0.3V, 4V MAX
SDO Voltage $-0.3V$ to V <sub>DD</sub> + 0.3V, 4V MAX
Operating Temperature Range (T <sub>C</sub> )40°C to 105°C
Junction Temperature (T <sub>J</sub> ) 150°C Storage Temperature Range –65°C to 150°C

# PIN CONFIGURATION



# **ORDER INFORMATION**

LEAD FREE FINISH	TAPE AND REEL	PART MARKING	PACKAGE DESCRIPTION	CASE TEMPERATURE RANGE
LTC5555IUFD#PBF	LTC5555IUFD#TRPBF	5555	28-Lead (4mm × 5mm) Plastic QFN	-40°C to 105°C

Contact the factory for parts specified with wider operating temperature ranges.

Tape and reel specifications. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_C = 25^{\circ}C$ .  $V_{CC} = V_{DD} = 3.3V$ . Test circuit shown in Figure 1. (Notes 3, 5)

PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
Supply Voltage (V <sub>CC</sub> )		•	3.0	3.3	3.6	V
Logic Supply Voltage (V <sub>DD</sub> )		•	1.6		3.6	V
Supply Current (I <sub>CC</sub> )	Full Power Mode Reduced Power Mode Shutdown			192 147 0.52	225 0.9	mA mA mA
Logic Supply Current (I <sub>DD</sub> )	Operating: CSB = Low, f <sub>CLK</sub> =10MHz Idle: CSB = High			0.2 10	1	mA μA
Enable and Parallel Select Inputs (EN, PS) In	nternal Pull-Down Resistors on Each Pin					
Input High Voltage (On)			1.4			V
Input Low Voltage (Off)		•			0.5	V
Input Current	$V_{IN} = V_{CC} = 3.6V$				100	μA
Enable Turn-On Time				0.3		μs
Enable Turn-Off Time				0.1		μs
Parallel Data Inputs and Reduced Power Sel	lect (D <sub>X</sub> , RP) Internal Pull-Down Resistor on RP					
Input High Voltage		•	0.7 • V <sub>DD</sub>			V
Input Low Voltage		٠			0.3 • V <sub>DD</sub>	V
Input Current	$V_{IN} = V_{DD} = 3.6V$				50	μA
Latch Enable Setup Time (Note 5)			10			ns
Latch Enable Hold Time (Note 5)			15			ns
SPI Port Logic Inputs (CSB, CLK, SDI)						
Input High Voltage		•	0.7 • V <sub>DD</sub>			V
Input Low Voltage		•			0.3 • V <sub>DD</sub>	V
Input Current	$V_{IN} = V_{DD} = 3.6V$				25	μA
Input Hysteresis				200		mV
SPI Port Logic Output (SDO)			,			
Output High Voltage	I <sub>SOURCE</sub> = 3mA	•	V <sub>DD</sub> - 0.4V			V
Output Low Voltage	I <sub>SINK</sub> = 3mA	•			0.4	V
Output Leakage Current (High-Z)	$V_{CSB} = V_{DD} = 3.6V$				±20	μA
SPI Port Timing (Note 5)						
SDI Setup Time			5			ns
SDI Hold Time			10			ns
CLK Falling to SDO Valid Time	C <sub>SDO</sub> = 20pF				15	ns
SDO Rise/Fall Time	$C_{SDO} = 20 pF$			5		ns
SDO Enable Time					10	ns
SDO Disable Time					10	ns
CSB Setup Time			15			ns
CSB Hold Time			5			ns
CLK Frequency	C <sub>SDO</sub> = 20pF		-		20	MHz

**AC ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>c</sub> = 25°C. V<sub>CC</sub> = V<sub>DD</sub> = 3.3V, EN = High, P<sub>LO</sub> = OdBm. Test circuit shown in Figure 1. (Notes 3, 4, 5)

PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
RF Input Frequency Range	External Matching Required			1.5 to 7		GHz
LO Input Frequency Range				0.5 to 8		GHz
IF Output Frequency Range	External Matching Required	•		1 to 900		MHz
1dB IF Gain Rolloff	Relative to 100MHz Gain			700		MHz
IF Gain Error at 150MHz	Differential; Between Any Two 0.5dB Atten Steps Integral; Over Entire 15.5dB IF Atten Range			±0.04 0.39		dB dB
IF Phase Error	IF = 150MHz, Full 15.5dB Atten Range IF = 350MHz, Full 15.5dB Atten Range			3.6 5.1		Deg Deg
LO Input Return Loss	Single-Ended, $Z_0 = 50\Omega$ , 500MHz to 7GHz			>9		dB
LO Input Power	Single-Ended or Differential		-6	0	6	dBm
Mixer IF Output Impedance	Differential, 10MHz to 1GHz			200Ω    1pF		R    C
IF DVGA Input Impedance	Differential, 10MHz to 1GHz			200Ω    1pF		R    C
IF DVGA Output Impedance	Differential, 10MHz to 1GHz			206Ω    1pF		R    C
RF to LO Isolation	RF = 1.5GHz to 1.7GHz RF = 1.7GHz to 7GHz			>51 >43		dB dB
RF to Unbalanced IF Isolation	RF = 1.5GHz to 1.8GHz RF = 1.8GHz to 7GHz			>55 >52		dB dB
LO to Unbalanced IF Port Leakage	LO = 500MHz to 1.3GHz LO = 1.3GHz to 8GHz			<-26 <-40		dBm dBm

**AC ELECTRICAL CHARACTERISTICS** temperature range, otherwise specifications are at  $T_C = 25^{\circ}C$ .  $V_{CC} = V_{DD} = 3.3V$ , EN = High,  $P_{RF} = -6dBm/Tone$ ,  $P_{LO} = 0dBm$ , unless otherwise noted. Test circuit shown in Figure 1. (Notes 3, 4, 5)

				FULL PWR		REDUCED PWR	
PARAMETER	CONDITIONS	MIN	ТҮР	MAX	ТҮР	UNITS	
RF Input Return Loss	$Z_0 = 50\Omega$ , 2.6GHz to 6.4GHz			>10		>10	dB
Power Conversion Gain	OdB IF ATTEN 3dB IF ATTEN 6dB IF ATTEN 9dB IF ATTEN 12dB IF ATTEN 15dB IF ATTEN		4.4	9.2 6.1 3.0 0.0 -3.1 -6.2		8.7 5.6 2.5 -0.5 -3.6 -6.7	dB dB dB dB dB dB
Conversion Gain Flatness	RF = 3.6GHz ±100MHz, LO = 3.33GHz			±0.30		±0.30	dB
Conversion Gain vs Temperature	$T_{\rm C} = -40^{\circ}{\rm C} \text{ to } 105^{\circ}{\rm C}$	•		-0.013		-0.013	dB/°C
Two-Tone Input 3rd Order Intercept $(\Delta f_{RF} = 2MHz)$	OdB IF ATTEN 3dB IF ATTEN 6dB IF ATTEN 9dB IF ATTEN 12dB IF ATTEN 15dB IF ATTEN			22.0 22.6 23.2 23.4 23.4 23.5		17.7 18.1 18.4 18.5 18.6 18.6	dBm dBm dBm dBm dBm dBm
Two-Tone Output 3rd Order Intercept $(\Delta f_{RF} = 2MHz)$	OdB IF ATTEN 3dB IF ATTEN 6dB IF ATTEN 9dB IF ATTEN 12dB IF ATTEN 15dB IF ATTEN			31.1 28.7 26.2 23.4 20.3 17.4		26.4 23.7 20.9 18.0 15.0 11.9	dBm dBm dBm dBm dBm dBm
Two-Tone Input 2nd Order Intercept $(\Delta f_{RF} = 271 MHz = f_{IM2})$	OdB to 15.5dB IF ATTEN			56		53	dBm
SSB Noise Figure	OdB IF ATTEN 3dB IF ATTEN 6dB IF ATTEN 9dB IF ATTEN 12dB IF ATTEN 15dB IF ATTEN			13.8 15.1 16.6 18.6 21.2 23.9		12.9 14.4 16.2 18.5 21.1 24.0	dB dB dB dB dB
SSB Noise Figure Under Blocking (3.7GHz Blocker)	+2dBm BLOCKER, 3dB IF ATTEN +5dBm BLOCKER, 3dB IF ATTEN			19.1 21.6		18.9 21.6	dB dB
LO to RF Leakage	LO = 1.5GHz to 7GHz			<-42		<-42	dBm
1/2 IF Output Spurious Product (f <sub>RF</sub> Offset to Produce Spur at f <sub>IF</sub> = 270MHz)	f <sub>RF</sub> = 3465MHz, P <sub>RF</sub> = -6dBm 0dB to 15.5dB IF ATTEN			-59		-58	dBc
1/3 IF Output Spurious Product (f <sub>RF</sub> Offset to Produce Spur at f <sub>IF</sub> = 270MHz)	f <sub>RF</sub> = 3420MHz, P <sub>RF</sub> = -6dBm 0dB to 15.5dB IF ATTEN			-64		-60	dBc
Input 1dB Compression	OdB IF ATTEN 3dB IF ATTEN 6dB IF ATTEN 9dB IF ATTEN and Higher			8.9 10.8 11.3 11.3		7.8 9.4 9.7 9.8	dBm dBm dBm dBm
Output 1dB Compression	OdB IF ATTEN 3dB IF ATTEN 6dB IF ATTEN 9dB IF ATTEN			17.0 15.7 13.2 10.1		15.6 14.1 11.4 8.4	dBm dBm dBm dBm

2.6GHz to 6.4GHz RF Input Matching (See Figure 1): RF = 3.6GHz, IF = 270MHz, Low Side LO

**AC ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>C</sub> = 25°C. V<sub>CC</sub> = V<sub>DD</sub> = 3.3V, EN = High, P<sub>RF</sub> = -6dBm/Tone, P<sub>LO</sub> = 0dBm, unless otherwise noted. Test circuit shown in Figure 1. (Notes 3, 4, 5)

#### 2.6GHz to 6.4GHz RF Input Matching (See Figure 1): RF = 5.5GHz, IF = 270MHz, Low Side LO

			F	ULL PWR		REDUCED PWR	
PARAMETER	CONDITIONS		MIN	ТҮР	MAX	ТҮР	UNITS
Power Conversion Gain	OdB IF ATTEN 6dB IF ATTEN 12dB IF ATTEN			9.5 3.3 2.8		8.9 2.7 -3.4	dB dB dB
Conversion Gain Flatness	RF = 5.5GHz ±200MHz, LO = 5.23GHz			±0.7		±0.7	dB
Conversion Gain vs Temperature	$T_{\rm C} = -40^{\circ}{\rm C} \text{ to } 105^{\circ}{\rm C}$	•		-0.014		-0.014	dB/°C
Two-Tone Input 3rd Order Intercept $(\Delta f_{RF} = 2MHz)$	OdB IF ATTEN 6dB IF ATTEN 12dB IF ATTEN			20.2 20.5 20.5		14.4 14.8 14.8	dBm dBm dBm
Two-Tone Input 2nd Order Intercept $(\Delta f_{RF} = 271 MHz = f_{IM2})$	OdB to 15.5dB IF ATTEN			43		45	dBm
SSB Noise Figure	OdB IF ATTEN 6dB IF ATTEN 12dB IF ATTEN			14.0 16.5 20.8		12.7 15.9 20.6	dB dB dB
SSB Noise Figure Under Blocking (F <sub>RF</sub> = 5.735GHz, F <sub>BLOCK</sub> = 5.835GHz)	+2dBm Blocker, 3dB IF ATTEN +5dBm Blocker, 3dB IF ATTEN			18.8 20.9		18.7 21.0	dB dB
Input 1dB Compression	OdB IF ATTEN 3dB IF ATTEN 6dB IF ATTEN 9dB IF ATTEN and Higher			7.9 9.1 9.3 9.3		7.4 8.8 9.1 9.1	dBm dBm dBm dBm

#### RF = 4.6GHz, IF = 270MHz, Low Side LO

			F	ULL PWR		REDUCED PWR	
PARAMETER	CONDITIONS		MIN	ТҮР	MAX	ТҮР	UNITS
Power Conversion Gain	OdB IF ATTEN 6dB IF ATTEN 12dB IF ATTEN			9.3 3.2 -3.0		8.7 2.6 -3.6	dB dB dB
Conversion Gain Flatness	RF = 4.6GHz ±200MHz, LO = 4.33GHz			±0.6		±0.6	dB
Conversion Gain vs Temperature	$T_{\rm C} = -40^{\circ}{\rm C} \text{ to } 105^{\circ}{\rm C}$	•		-0.013		-0.013	dB/°C
Two-Tone Input 3rd Order Intercept ( $\Delta f_{RF}$ = 2MHz)	OdB IF ATTEN 6dB IF ATTEN 12dB IF ATTEN			22.3 21.9 21.6		16.1 16.5 16.6	dBm dBm dBm
Two-Tone Input 2nd Order Intercept $(\Delta f_{RF} = 271 MHz = f_{IM2})$	OdB to 15.5dB IF ATTEN			42		41	dBm
SSB Noise Figure	OdB IF ATTEN 6dB IF ATTEN 12dB IF ATTEN			14.3 16.7 21.1		13.2 16.2 21.0	dB dB dB
$\frac{1}{\text{SSB Noise Figure Under Blocking}} (F_{\text{RF}} = 4.9 \text{GHz}, F_{\text{BLOCK}} = 5.0 \text{GHz})$	+2dBm Blocker, 3dB IF ATTEN +5dBm Blocker, 3dB IF ATTEN			19.3 21.4		19.1 21.3	dB dB
Input 1dB Compression	OdB IF ATTEN 3dB IF ATTEN 6dB IF ATTEN 9dB IF ATTEN and Higher			8.3 9.8 10.2 10.2		7.7 9.4 9.7 9.8	dBm dBm dBm dBm

**AC ELECTRICAL CHARACTERISTICS** temperature range, otherwise specifications are at  $T_C = 25$ °C.  $V_{CC} = V_{DD} = 3.3V$ , EN = High,  $P_{RF} = -6dBm/Tone$ ,  $P_{LO} = 0dBm$ , unless otherwise noted. Test circuit shown in Figure 1. (Notes 3, 4, 5)

#### 2.2GHz to 3.2GHz RF Input Matching (See Figure 1): RF = 2.6GHz, IF = 270MHz, Low Side LO

			FULL PWR		REDUCED PWR		
PARAMETER	CONDITIONS	CONDITIONS			ТҮР	UNITS	
RF Input Return Loss	$Z_0 = 50\Omega$ , 2.2GHz to 3.2GHz		>10		>10		
LO to RF Leakage	L0 = 1.4GHz to 3.8GHz		<-48		<-48		
Power Conversion Gain	OdB IF ATTEN 6dB IF ATTEN 12dB IF ATTEN		9.0 2.8 -3.3		8.4 2.3 -3.9	dB dB dB	
Conversion Gain Flatness	RF = 2.6GHz ±100MHz, LO = 2.33GHz		±0.25		±0.25	dB	
Conversion Gain vs Temperature	$T_{\rm C} = -40^{\circ}{\rm C} \text{ to } 105^{\circ}{\rm C}$		-0.012		-0.012	dB/°C	
Two-Tone Input 3rd Order Intercept $(\Delta f_{RF} = 2MHz)$	OdB IF ATTEN 6dB IF ATTEN 12dB IF ATTEN		26.2 27.7 27.4		19.1 20.1 20.3	dBm dBm dBm	
Two-Tone Input 2nd Order Intercept $(\Delta f_{RF} = 271 MHz = f_{IM2})$	OdB to 15.5dB IF ATTEN		52		56	dBm	
SSB Noise Figure	OdB IF ATTEN 6dB IF ATTEN 12dB IF ATTEN		12.8 16.1 21.0		12.1 15.8 21.3	dB dB dB	
SSB Noise Figure Under Blocking (F <sub>IN</sub> = 2.6GHz, F <sub>BLOCK</sub> = 2.7GHz)	+2dBm Blocker +5dBm Blocker		18.3 20.5		18.3 20.6	dB dB	
Input 1dB Compression	OdB IF ATTEN 3dB IF ATTEN 6dB IF ATTEN 9dB IF ATTEN and Higher		9.6 11.5 12.3 12.4		8.5 10.6 11.0 11.2	dBm dBm dBm dBm	

#### 1.5GHz to 2.1GHz RF Input Matching (See Figure 1): RF = 1.8GHz, IF = 270MHz, Low Side LO

			FULL PWF	ł	REDUCED PWR	
PARAMETER	CONDITIONS	MIN	ТҮР	MAX	ТҮР	UNITS
RF Input Return Loss	$Z_0 = 50\Omega$ , 1.5GHz to 2.1GHz		>10		>10	dB
LO to RF Leakage	LO = 500MHz to 3GHz		<-54		≤–54	dBm
Power Conversion Gain	OdB IF ATTEN 6dB IF ATTEN 12dB IF ATTEN		8.9 2.7 –3.4		8.4 2.3 -3.8	dB dB dB
SSB Noise Figure	OdB IF ATTEN 6dB IF ATTEN 12dB IF ATTEN		12.6 16.2 21.2		12.1 16.1 21.4	dB dB dB
SSB Noise Figure Under Blocking (F <sub>IN</sub> = 1860MHz, F <sub>BLOCK</sub> = 1960MHz)	+2dBm Blocker +5dBm Blocker		18.6 20.7		18.5 20.8	dB dB
Two-Tone Input 3rd Order Intercept $(\Delta f_{RF} = 2MHz)$	OdB IF ATTEN 6dB IF ATTEN 12dB IF ATTEN		22.3 23.6 24.0		19.6 20.8 21.1	dBm dBm dBm

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The mixer output pins on this device are sensitive to ESD greater than 1kV (HBM). Proper ESD handling precautions must be observed. All other pins withstand 2kV.

Note 3: The LTC5555 is guaranteed functional over the -40°C to 105°C case temperature range.

**Note 4:** SSB Noise Figure measured with a small-signal noise source, bandpass filter and 2dB matching pad on RF input, and bandpass filter on the LO input.

Note 5: SPI and parallel timing guaranteed by design, not subject to test.

 $P_{RF} = -6dBm/Tone$ ,  $\Delta f = 2MHz$ ,  $P_{LO} = 0dBm$ ,  $V_{CC} = 3.3V$ ,  $V_{DD} = 3.3V$ ,  $T_C = 25^{\circ}C$ , full power mode, unless otherwise noted.

2.6GHz to 6.4GHz RF Input Matching: IF = 270MHz, Low Side LO



1.5

5555 G07

2.5

3.5

4.5

LO FREQUENCY (GHz)

5.5

6.5

7.5

5555 G08

, -45 -15

15

CASE TEMPERATURE (°C)

45

75

105

5555 G09 Rev. 0

2.5 3 3.5 4 4.5 5 5.5 6 6.5

**RF FREQUENCY (GHz)** 

 $P_{RF} = -6dBm/Tone$ ,  $\Delta f = 2MHz$ ,  $P_{LO} = 0dBm$ ,  $V_{CC} = 3.3V$ ,  $V_{DD} = 3.3V$ ,  $T_C = 25^{\circ}C$ , full power mode, unless otherwise noted.

2.6GHz to 6.4GHz RF Input Matching: IF = 270MHz, Low Side LO



 $P_{RF} = -6dBm/Tone$ ,  $\Delta f = 2MHz$ ,  $P_{LO} = 0dBm$ ,  $V_{CC} = 3.3V$ ,  $V_{DD} = 3.3V$ ,  $T_C = 25^{\circ}C$ , full power mode, unless otherwise noted.

2.6GHz to 6.4GHz RF Input Matching: IF = 270MHz, Low Side LO



5555 G25

5555 G24

5555 G26

Rev. 0

## TYPICAL PERFORMANCE CHARACTERISTICS Test circuit shown in Figure 1.

 $P_{RF} = -6dBm/Tone$ ,  $\Delta f = 2MHz$ ,  $P_{LO} = 0dBm$ ,  $V_{CC} = 3.3V$ ,  $V_{DD} = 3.3V$ ,  $T_C = 25^{\circ}C$ , full power mode, unless otherwise noted.

2.2GHz to 3.2GHz RF Input Matching: RF = 2.6GHz, IF = 270MHz, Low Side LO



 $P_{RF} = -6dBm/Tone$ ,  $\Delta f = 2MHz$ ,  $P_{LO} = 0dBm$ ,  $V_{CC} = 3.3V$ ,  $V_{DD} = 3.3V$ ,  $T_C = 25^{\circ}C$ , full power mode, unless otherwise noted.

1.5GHz to 2.1GHz RF Input Matching: RF = 1.8GHz, IF = 270MHz, Low Side LO



Rev. 0

## PIN FUNCTIONS

**GND (Pins 1, 8, 14, 15, 16 Exposed Pad Pin 29):** Ground. These pins must be soldered to the RF ground plane on the circuit board. The exposed pad provides both electrical ground contact and thermal contact to the printed circuit board.

**AI<sup>-</sup>, AI<sup>+</sup> (Pins 2, 3):** Differential IF Attenuator Inputs. These pins are internally biased to  $V_{CC/2}$  when  $V_{CC}$  is applied. Therefore, a series DC-blocking capacitor must be used.

**EN (Pin 4):** Enable Control Pin. A CMOS logic high will enable the IC. This pin has an internal 330k pull-down resistor, so if unconnected, the IC will be disabled.

**V<sub>CC</sub> (Pin 5):** Power Supply Pin. This pin must be connected to a regulated 3.3V supply with a bypass capacitor located close to the pin. Typical DC current consumption is 41mA. The Supply voltage on this pin defines the logic levels for the EN and PS pins.

**MO<sup>+</sup>**, **MO<sup>-</sup>** (**Pins 6**, **7**): Mixer Open-Collector Differential IF Outputs. These pins must be connected to V<sub>CC</sub> through pull-up inductors or transformer windings. Typical DC current is 27mA into each pin.

**RF (Pin 9):** Single-Ended RF Input. This pin is internally biased to  $V_{CC/2}$  when  $V_{CC}$  is applied. Therefore, a series DC-blocking capacitor must be used.

**CSB** (Pin 10): Serial Port Chip Select and Parallel Data Latch. In serial control mode this CMOS input allows serial port communication when driven low and ends the burst when taken back high. In parallel mode, a rising edge on this pin loads the parallel data on pins 17 - 21 into the internal data latch. See the Applications Information section for more details.

**CLK (Pin 11):** Serial Port Clock. This CMOS input clocks serial port input data on its rising edge. See the Applications Information section for more details. This pin is inactive when PS is high.

**SDI (Pin 12):** Serial Port Data Input. This CMOS input is used to load serial data into the 8-bit register. See Applications Information section for more details. This pin is inactive when PS is high.

**SDO (Pin 13):** Serial Port Data Output. This CMOS tri-state output presents data from the serial port during a read communication burst. Optionally, attach a resistor of >200k to GND to prevent a floating output. See the Applications Information section for more details. This pin is inactive when PS is high.

**D4, D3, D2, D1, D0 (Pins 17 – 21):** Parallel Control Pins for Gain. These CMOS inputs control the IF DVGA gain when the CSB pin transitions from low to high. The gain may also be controlled through the serial port when PS is low. For serial only control, it is recommended that these pins be grounded.

**PS (Pin 22):** Parallel Select Pin. A CMOS logic high will enable IF DVGA control using the parallel data pins (pins 17-21). A CMOS logic low allows the SPI port to control the gain while ignoring the voltages on the parallel data pins. This pin has an internal 330k pull-down resistor.

**RP (Pin 23):** Reduced Power Select Pin. A CMOS logic low on this pin sets the IC to full power mode, unless programmed to reduced power mode by the SPI. A CMOS logic high programs the IC to reduced power mode, independent of the SPI. This pin has an internal 330k pull-down resistor.

**LO<sup>-</sup>, LO<sup>+</sup> (Pins 24, 25):** Differential Local Oscillator Input. These pins are internally connected to ESD diodes to ground. Therefore, series DC-blocking capacitors must be used if the LO source has a DC voltage present. Singleended or differential drive may be used. Each pin is internally matched to  $50\Omega$ , even when the mixer is disabled.

 $V_{DD}$  (Pin 26): Power Supply Pin for SPI and Parallel Interface Logic. This pin must be connected to a regulated 1.8V to 3.3V supply. Typical DC current consumption is less than 1mA with CSB low and the clock running at 10MHz. When idle, typical current consumption is less than 500µA. The Supply voltage on this pin defines the logic levels for the SPI I/O pins (CSB, CLK, SDI, and SDO), the parallel data pins (D0 – D4) and the RP pin.

**IF<sup>-</sup>, IF<sup>+</sup> (Pins 27, 28):** Open Collector Differential IF Buffer Output. These pins must be connected to V<sub>CC</sub> through pull-up inductors. Typical DC current is 48mA per pin.

## **BLOCK DIAGRAM**



# **TEST CIRCUIT**



Figure 1. Test Circuit Schematic with 100  $\Omega$  Matched Differential IF Outputs

	RF INPUT MATCHING							
BAND	RF RANGE (GHz)	C1	C12					
B1	1.5 to 2.1	6.8pF	1.8pF					
B2	2.2 to 3.2	1.8pF	0.4pF					
B3	2.6 to 6.4	1.2pF	-					
B4	5.6 to 7.2	0.9pF	0.2pF					

REF DES	VALUE	SIZE	VENDOR	REF DES	VALUE	SIZE	VENDOR
C1	See Table	0402	Murata 50V NPO	C10, C11	1µF	0603	Murata 50V X5R
C2, C3	1nF	0201	Murata 50V NPO	C12	See Table	0402	Murata 50V NPO
C4, C5, C8, C9	10nF	0402	Murata 50V X7R	L1, L2, L7, L8	680nH	0603	Coilcraft 0603AF
C6	1.2pF	0402	Murata 50V NPO	L3, L4	18nH	0402	Coilcraft 0402HP
C7	0.2pF	0402	Murata 25V NPO	L5, L6	20nH	0402	Coilcraft 0402HP

## Introduction

The LTC5555 is an RF-to-IF downconversion mixer with an integrated LO buffer. The IC also includes an IF DVGA (digital variable gain amplifier) consisting of a programmable 15.5dB range digital IF attenuator with 0.5dB steps, and a fixed-gain IF buffer amplifier. The cascaded RF-to-IF conversion gain ranges from 9.2dB at maximum IF gain, to -6.7dB at minimum IF gain. The IF frequency response is flat within 1dB from 30MHz to 450MHz, and may be modified by adjusting the values of the external pull-up inductors.

The IC can be programmed to a reduced power mode via the RP pin, resulting in a 23% power savings, with reduced linearity performance. The test circuit schematic in Figure 1 shows the external components used to characterize the IC. The evaluation board is shown in Figure 2.



Figure 2. Evaluation Board

## **RF** Inputs

A block diagram of the RF input is shown in Figure 3. The input includes an integrated transformer and a differential RF buffer amplifier. The transformer's primary winding is biased at  $V_{CC}/2$  and therefore requires an external DC-blocking capacitor.



Figure 3. RF Input Block Diagram

The RF inputs are  $50\Omega$  matched from 2.6GHz to 6.4GHz, requiring only a 1.2pF series capacitor (C1) for DC-blocking. Shunt reactance C12 is used to tune the inputs down to 1.5GHz, or up to 7GHz. Figure 1 summarizes the external matching component values for all bands. Measured RF input return loss for each band is shown in Figure 4.



Figure 4. RF Input Return Loss for Each Band

## LO Input

A simplified schematic of the LO input is shown in Figure 5. A differential input is provided, although the IC is characterized and production-tested with single-ended drive. Differential LO drive may improve performance slightly. The LO input is internally matched to  $50\Omega$  from 500MHz to 5GHz, requiring no external components. Adding shunt capacitor C7(0.2pF), extends the LO input match up to 7GHz. ESD protection diodes on each input

limit the peak voltage swing to approximately  $\pm$ 700mV (+7dBm), although higher LO drive, up to 10dBm will not damage the input. An external DC-blocking capacitor is only needed if the LO source has DC voltage present. The measured LO input return loss is shown in Figure 6, with and without C7.



Figure 5. LO Input Schematic



Figure 6. LO Input Return Loss

## IF Outputs

A simplified IF output schematic, with external matching components, is shown in Figure 7. The final output stage is differential open-collector with integrated matching resistors, capacitors and ESD protection diodes. Each output pin must be biased at the supply voltage ( $V_{CC}$ ) using external chokes (L7 and L8). Each pin draws approximately 48mA of DC supply current (96mA total), therefore, inductors with low DC resistance (<1 $\Omega$ ), are required for the highest output IP3 and P1dB.



Figure 7. IF Output Schematic

The integrated output resistors set the differential output resistance at  $206\Omega$ . C6, L5 and L6 form a 2:1 impedance transformer which transforms the output to  $100\Omega$  differential. If a  $200\Omega$  output is desired, C6 is not used and the values of L5 and L6 are reduced to the values shown in Table 1. C4 and C5 are DC-blocking capacitors, which may be omitted if the following stage is already DC-blocked.

The standard evaluation board is built with  $100\Omega$  differential IF outputs, but also has pads which allow the use of IF transformers to provide  $50\Omega$  single-ended outputs. To implement this, it is recommended to use the  $200\Omega$  matching shown in Table 1 and 4:1 IF transformers. Figure 17 shows the circuit schematic and measured performance using this approach.

Table 1. IF Output Matching Element Values

DIFFERENTIAL Z <sub>out</sub>	C6	L5, L6	9dB RETURN LOSS Bandwidth					
200Ω	-	10nH	23MHz to 440MHz					
	3.9pF	47nH	70MHz to 242MHz					
	2.2pF	33nH	87MHz to 352MHz					
100Ω	1.2pF	20nH	115MHz to 495MHz					
	0.6pF	16nH	155MHz to 610MHz					
	-	12nH	190MHz to 1100MHz					

The differential IF output impedance vs frequency is listed in Table 2. The impedances are at the package pins with no external components. Measured IF output return losses vs frequency for  $100\Omega$  differential matching is shown in Figure 8.

IF FREQUENCY (MHz)	DIFFERENTIAL IMPEDANCE (R <sub>IF</sub>    C <sub>IF</sub> )
10	210    1.10pF
50	209    1.09pF
100	209    1.04pF
150	208    0.97pF
200	207    0.94pF
300	206    0.92pF
400	203    0.93pF
500	200    0.91pF
600	196    0.91pF
700	192    0.91pF
800	186    0.91pF
900	179    0.90pF
1000	172    0.89pF

Table 2. Differential IF	Output Impedance	vs Frequency
	output impouditoo	101104401109



Figure 8. IF Output Return Loss (100 $\Omega$  Differential Matching)

## Mixer Output to IF DVGA Interface

The mixer's  $200\Omega$  differential output impedance matches the IF DVGA's  $200\Omega$  differential input impedance, even over normal process variation due to the monolithic implementation. This assures minimal and repeatable DNL and INL over the full IF attenuation range. Furthermore, the mixer output and DVGA input include integrated matched capacitors, which simplify the realization of a lowpass filter between the mixer and DVGA. This filter attenuates undesired high frequency mixing products and LO leakage before entering the DVGA.

A simplified schematic of the interface is shown in Figure 9. L3 and L4 connect the mixer output to the DVGA input, while forming a 1GHz 3rd-order, 0.2dB ripple Chebyshev lowpass filter. L1 and L2 supply DC current to the mixer and C2 and C3 are DC-blocking capacitors.



Figure 9. Mixer to IF DVGA Interface

An equivalent AC schematic of the lowpass filter is shown in Figure 10, where the mixer output and DVGA input are modeled as  $200\Omega$  in parallel with 1pF. The mixer supply chokes and series DC blocking capacitors are ignored in this schematic.



Figure 10. Equivalent Lowpass Filter Schematic

It's also possible to implement a bandpass filter between the mixer and DVGA. An example is shown in Figure 11, where a 3rd-order bandpass filter is realized by changing the values of the reactive components and adding C13, C14 and L9. Figure 20 shows measured conversion gain vs IF output frequency using this bandpass topology.



Figure 11. 3rd-Order Bandpass Filter Realization

### **IF DVGA Phase vs IF Attenuation**

Ideally, the phase of the IF output would be constant over the full IF attenuation range. Practically, there is some phase shift due to circuit parasitics in the attenuator. The LTC5555's IF DVGA is optimized for the lowest possible phase variation (or phase error) over the full IF attenuation range. Phase error vs IF attenuation for the complete IF section is listed in Table 3.

#### Table 3. IF Phase Error vs IF Attenuation

ATT (dB)	250MHz	350MHz	500MHz
0	REF	REF	REF
3	-1.4°	-2.3°	-1.6°
6	-2.5°	-3.5°	-3.3°
9	-3.2°	-4.4°	-4.5°
12	-3.7°	-5.0°	-5.1°
15	-3.6°	-4.7°	-4.5°

## **Downconverter Performance vs IF Attenuation**

RF-IF conversion gain, IIP3, OIP3 and noise figure over the full 15.5dB attenuation range is shown in Figure 12. The same data is listed in Table 4 with the INL and DNL at each attenuator setting.



Figure 12. Downconverter RF-IF Conversion Gain, IIP3, OIP3 and Noise Figure vs IF Attenuation.

$\mathbf{IIICENUATION} (\mathbf{RF} = \mathbf{3.0GHZ}, \mathbf{IF} = \mathbf{270WHZ}, \mathbf{LOW} 5100 \mathbf{LU})$									
A (dB)	IF[4:0]	G <sub>C</sub> (dB)	IIP3 (dBm)	OIP3 (dBm)	NF (dB)	DNL (dB)	INL (dB)		
0	0	9.20	21.9	31.1	13.8	_	_		
0.5	1	8.75	22.3	31.0	13.8	-0.05	-0.05		
1.0	2	8.10	22.0	30.1	14.2	0.15	0.10		
1.5	3	7.65	22.4	30.1	14.4	-0.05	0.06		
2.0	4	7.09	22.4	29.5	14.6	0.06	0.11		
2.5	5	6.63	22.8	29.4	14.7	-0.04	0.07		
3.0	6	6.08	22.6	28.7	15.1	0.05	0.12		
3.5	7	5.63	23.0	28.7	15.2	-0.04	0.08		
4.0	8	5.07	22.9	27.9	15.5	0.05	0.13		
4.5	9	4.61	23.3	27.9	15.7	-0.04	0.09		
5.0	10	4.05	23.1	27.1	16.0	0.06	0.15		
5.5	11	3.59	23.4	27.0	16.3	-0.04	0.11		
6.0	12	3.04	23.2	26.2	16.6	0.05	0.16		
6.5	13	2.57	23.5	26.1	16.9	-0.03	0.13		
7.0	14	2.02	23.3	25.3	17.2	0.05	0.18		
7.5	15	1.56	23.6	25.2	17.6	-0.03	0.15		
8.0	16	1.00	23.3	24.3	17.9	0.05	0.20		
8.5	17	0.53	23.8	24.3	18.3	-0.03	0.17		
9.0	18	-0.02	23.4	23.4	18.6	0.05	0.22		
9.5	19	-0.49	23.8	23.3	19.1	-0.03	0.19		
10.0	20	-1.04	23.4	22.4	19.5	0.05	0.24		
10.5	21	-1.51	23.8	22.3	19.9	-0.03	0.21		
11.0	22	-2.07	23.4	21.4	20.4	0.05	0.27		
11.5	23	-2.54	23.9	21.3	20.8	-0.03	0.24		
12.0	24	-3.09	23.4	20.3	21.2	0.06	0.30		
12.5	25	-3.56	23.8	20.3	21.6	-0.03	0.26		
13.0	26	-4.12	23.5	19.3	22.2	0.06	0.32		
13.5	27	-4.59	23.9	19.3	22.6	-0.03	0.29		
14.0	28	-5.15	23.5	18.3	23.1	0.06	0.36		
14.5	29	-5.62	23.9	18.3	23.5	-0.03	0.32		
15.0	30	-6.19	23.5	17.4	23.9	0.06	0.39		
15.5	31	-6.66	23.9	17.3	24.5	-0.03	0.36		
						-			

# Table 4. Conversion Gain, IIP3, OIP3 and SSB NF vs IF Attenuation (RF = 3.6GHz, IF = 270MHz, Low Side LO)

### **Individual Stage Performance**

The LTC5555 is characterized, specified and productiontested as a complete downconverter, from the RF input to the final IF output. For some applications, it may be preferred to insert a higher selectivity IF filter between the mixer and IF DVGA. To help with system performance

calculations, the nominal performance of the mixer is shown in Table 5 and the IF DVGA performance is listed in Table 6. This information is provided for reference only as these blocks are not production-tested independently.

Table 5. Mixer Power Conversion Gain, IIP3 and SSB NF	
(RF = 3.6GHz, IF = 270MHz, Low Side LO)	

F	ULL PWR MOI	DE	RED	UCED PWR M	ODE
G <sub>P</sub> (dB)	IIP3 (dBm)	Bm) NF (dB) G <sub>P</sub> (dB) IIP3 (dBm)			NF (dB)
-1	26	13	-1.3	21	11

Table 6. IF DVGA	Power Gain	<b>OIP3 and SS</b>	B NF (270MHz)

IF	FUI	LL PWR MO	DDE	REDUCED PWR MODE					
ATT (dB)	GAIN (dB)	OIP3 (dBm)	NF (dB)	GAIN (dB)	OIP3 (dBm)	NF (dB)			
0	10.2	36.5	6.2	10.0	33.5	6.2			
3	7.2	36.5	9.9	7.0	33.2	10.0			
6	4.2	36.5	13.0	4.0	33.2	12.9			
9	1.2	36.5	15.9	1.0	33.2	15.9			
12	-1.8	36.2	18.9	-2.0	33.1	18.9			
15	-4.8	36.0	21.9	-5.0	32.7	21.9			

## **Control and Data Pin Interfaces**

Figure 13 shows a schematic of the control and data pin interfaces. As shown, all of the pins are protected by ESD diodes. The positive ESD diode for EN is connected to  $V_{CC}$  while the positive ESD diodes on the other pins are connected to  $V_{DD}$ . If the enable function is not needed, the enable pin can be connected directly to the adjacent  $V_{CC}$  pin. The EN, PS and RP pins have 330k pull-down resistors, so if left floating, the pins will be pulled low. The voltage on the enable pin should never exceed  $V_{CC}$  by more than 0.3V, otherwise supply current may be sourced through the upper ESD diodes. The other pins should not exceed  $V_{DD}$  by 0.3V for the same reason. Voltage should not be applied to the control and data pins before the supply voltages are applied to  $V_{CC}$  and  $V_{DD}$ . If this occurs, damage to the IC may result.

## Supply Voltage Ramping

Fast ramping of the supply can cause a current glitch in the internal ESD protection circuits. Depending on the supply inductance, this could result in a supply voltage transient



Figure 13. Control and Data Pin Interfaces

that exceeds the maximum rating. A supply voltage ramp time greater than 1ms is recommended.

Supply voltage for  $V_{CC}$  (Pin 5) and the IF amplifier (Pins 27 and 28) are connected on the evaluation board, which assures that they all ramp up and down at the same rate. If they are powered independently in the final application circuit, care must be taken to assure that the IF amplifier supply pins go high before the  $V_{CC}$  pin and go low after the  $V_{CC}$  pin.

## **SPI DESCRIPTION**

IF DVGA attenuator control and power mode may be programmed through the 3-wire SPI consisting of CSB, CLK and SDI. A fourth pin, SDO, is a serial output available to read out the contents of the registers. The SDO pin may also be used to daisy-chain multiple SPI interfaces on a single bus. For example, in a 4-channel receiver application, all four LTC5555 down converters can be programmed with a single, 32-bit load, while sharing a common CSB line.

A block diagram of the SPI is shown in Figure 14. As shown, it is an 8-bit double-buffered FIFO slave architecture. Logic levels for the digital inputs and SDO output are 1.8V to 3.3V CMOS compatible, determined by the supply voltage on the  $V_{DD}$  pin. An internal POR (power-on-reset) connected to the  $V_{DD}$  pin, resets all 8-bits to logic 0 at power-up, or when  $V_{DD}$  drops below 0.5V and then rises back above 1.2V. The POR requires approximately 100µs to reset the registers.

## **SPI PROGRAMMING**

Data transfers to the part are accomplished by first taking CSB low to enable the port. Then, serial input data on SDI is captured on the rising edge of CLK and shifted into an 8-bit shift register, MSB first. Serial data from the registers is driven out to SDO on the clock's falling edge. The communication burst is terminated by taking CSB high. The rising edge on CSB will then latch the shift-register's contents into an 8-bit buffer D-latch. The buffer latch prevents the downconverter's gain and power mode from changing while data is loaded. See Figure 15 for timing details. When CSB is high, the clock and data inputs are internally gated off, minimizing current consumption when not selected, and the SDO output is high impedance. However, it is recommended that the serial interface signals should remain idle between data transfers to avoid digital noise coupling into the RF signal paths.

A memory map of the register contents is shown in Table 7, with detailed bit descriptions in Table 8. Each bit's default power-up value is also shown in Table 8, which is:

- OdB IF attenuation (maximum gain)
- Full power mode



Figure 14. SPI Block Diagram





 Table 7. Serial Port Register Contents

MSB D7	D6	D5	D4	D3	D2	D1	LSB D0
RP	Х	Х	IF[4]	IF[3]	IF[2]	IF[1]	IF[0]

#### Table 8. Serial Port Register Bit Field Summary

BITS	DESCRIPTION	DEFAULT
Х	Not Used	Don't Care
IF[4:0]	IF Attenuator Control	00000 (Max Gain)
RP	Reduced Power	0 (Full Power)

### PARALLEL PROGRAMMING MODE

The IF gain can be programmed directly using the parallel input pins (pins 17 - 21) when the Parallel Select pin (PS) is set high. (See the Pin Functions section for descriptions of the parallel data input pins.) As illustrated in Figure 14, the parallel data input pins are connected to an internal data latch and the CSB pin functions as the latch enable. When the CSB input transitions from logic low to high, the data present at pins 17 - 21 are latched in and take effect. See Figure 16 for timing details.

Logic levels for the parallel data inputs are 1.8V to 3.6V CMOS compatible, as determined by the supply voltage on the  $V_{DD}$  pin. An internal POR (power-on-reset) connected to the  $V_{DD}$  pin, resets the internal latch outputs to logic 0 at power-up, or when  $V_{DD}$  drops below 0.5V and then rises back above 1.2V. The POR requires approximately 100µs to reset the parallel data latch.

### **Spurious Output Levels**

Spurious output levels vs harmonics of the RF and LO are tabulated in Table 9. The spur levels were measured using the test circuit shown in Figure 1, with an RF input power of –6dBm and 6dB of IF attenuation. Table 9(a) shows the relative spur levels in full power mode and Table 9(b) shows the relative spur levels in reduced power mode. The mixer spur levels are insensitive to the IF attenuation setting.

The spur frequencies can be calculated using the following equation:

$$f_{SPUR} = (M \bullet f_{RF}) - (N \bullet f_{LO})$$

Table 9. IF Output Spur Levels (dBc). (RF = 3.6GHz,  $P_{RF} = -6dBm$ , IF = 270MHz, Low Side LO,  $P_{LO} = 0dBm$ , 3dB IF Attenuation,  $T_C = 25^{\circ}C$ )

#### (a). Full Power Mode

		N					
		0	1	2	3	4	5
	0		-54	*	*	*	*
	1	-72	0	-75	*	*	*
84	2	*	*	-76	*	*	*
М	3	*	*	*	-72	*	*
	4	*	*	*	*	*	*
	5	*	*	*	*	*	*

\*Less than -85dBc

#### (b). Reduced Power Mode

		N					
		0	1	2	3	4	5
	0		-54	*	*	*	*
	1	-71	0	-76	*	*	*
м	2	*	*	-71	*	*	*
М	3	*	*	*	-68	*	*
	4	*	*	*	*	*	*
	5	*	*	*	*	*	*

\*Less than -85dBc



Figure 16. Parallel Timing Diagram

## Single-Ended IF Outputs Using a Balun

The LTC5555 evaluation board has differential IF outputs, but can be modified for single-ended operation by inserting a 4:1 balun, as shown in Figure 17. The 10nH series inductors at the differential IF output compensate for the IF amplifier's output capacitance, producing a  $200\Omega$  differential output up to approximately 500MHz. The 4:1 balun then converts the  $200\Omega$  differential output to  $50\Omega$  single-ended. For applications with IF frequency less than 250MHz, the series 10nH inductors are not needed.

Figure 17 shows the measured conversion gain vs IF output frequency, using a Mini-Circuits TCM4-19+ balun. The RF input was swept from 3.35GHz to 3.85GHz using a fixed 3.33GHz LO, producing an IF output ranging from 20MHz to 520MHz. Measured conversion gain for the standard 100 $\Omega$  differential output matching is also shown on the same graph for comparison, highlighting the insertion loss of the balun.





## TYPICAL APPLICATIONS

## 5.6GHz to 7.2GHz RF Application with Wideband IF

The LTC5555's RF inputs are optimized for operation up to 6GHz, but may be used up to 8GHz with degraded performance. Figure 18 shows an example where the RF input is matched from 5.6GHz to 7.2GHz and the IF output is matched for wideband operation up to 800MHz. The measured performance is summarized in Figure 19, where the RF input is swept from 6.1GHz to 6.9GHz, with a fixed 6.03GHz LO, resulting in a wideband 70MHz to 870MHz IF output, centered at 470MHz.



Figure 18. 5.6GHz to 7.2GHz Input Matching with Wideband IF Output Match



Figure 19. Measured Performance for 5.6GHz to 7.2GHz Downconverter with Wideband IF Output

## PACKAGE DESCRIPTION



**UFD** Package 28-Lead Plastic QFN (4mm × 5mm)

- MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

# TYPICAL APPLICATION



Figure 20. Test Circuit and Measured Conversion Gain with 3rd-Order Bandpass Interstage Filter

## **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
Infrastructure	3	
LTC5510	1MHz to 6GHz Wideband High Linearity Active Mixer	1.5dB Gain, Up- and Down-Conversion, 3.3V or 5V Supply
LTC5556	1.5GHz to 7GHz Dual Programmable Gain Downconverting Mixer	9dB Gain, 32dBm Output IP3, 15.5dB IF DVGA Range in 0.5dB Steps, 3.3V Supply
LTC5569	300MHz to 4GHz Dual Active Downconverting Mixer	2dB Gain, 26.7dBm IIP3 and 11.7dB NF at 1950MHz, 3.3V/180mA Supply
LTC5576	3GHz to 8GHz Upconconverting Mixer	25dBm OIP3, –0.6dB Gain, 14.1dB NF, –154dBm/Hz Output Noise Floor, –28dBm LO Leakage at 8GHz
LTC6430-20	High Linearity Differential RF/IF Amplifier	51dBm OIP3 at 240MHz, 100 $\Omega$ Differential
LTC6409	10GHz GBW Differential Amplifier	DC-Coupled, 48dBm OIP3 at 140MHz, 1.1nV/√Hz Input Noise Density
LTC6412	31dB Linear Analog VGA	35dBm OIP3 at 240MHz, Continuous Gain Range –14dB to 17dB
LTC554X	600MHz to 4GHz Downconverting Mixer Family	8dB Gain, >25dBm IIP3, 10dB NF, 3.3V/200mA Supply
LT5554	Ultralow Distortion IF Digital VGA	48dBm OIP3 at 200MHz, 2dB to 18dB Gain Range, 0.125dB Gain Steps
LT5578	400MHz to 2.7GHz Upconverting Mixer	27dBm OIP3 at 900MHz, 24.2dBm at 1.95GHz, Integrated RF Transformer
LT5579	1.5GHz to 3.8GHz Upconverting Mixer	27.3dBm OIP3 at 2.14GHz, NF = 9.9dB, 3.3V Supply, Single-Ended LO and RF Ports
LTC559X	600MHz to 4.5GHz Dual Downconverting Mixer Family	8.5dB Gain, 26.5dBm IIP3, 9.9dB NF, 3.3V/380mA Supply
<b>RF PLL/Synth</b>	nesizer with VCO	
LTC6946	Low Noise, Low Spurious Integer-N PLL with Integrated VCO	373MHz to 5.79GHz, –157dBc/Hz WB Phase Noise Floor, –100dBc/Hz Closed- Loop Phase Noise
LTC6948	Low Noise, Low Spurious Frac-N PLL with Integrated VCO	373MHz to 6.39GHz, –157dBc/Hz WB Phase Noise Floor, –274dBc/Hz Normalized In-Band 1/f Noise
ADCs		
LTC2145-14	14-Bit, 125Msps 1.8V Dual ADC	73.1dB SNR, 90dB SFDR, 95mW/Ch Power Consumption
LTC2185	16-Bit, 125Msps 1.8V Dual ADC	76.8dB SNR, 90dB SFDR, 185mW/Channel Power Consumption
LTC2158-14	14-Bit, 310Msps 1.8V Dual ADC, 1.25GHz Full-Power Bandwidth	68.8dB SNR, 88dB SFDR, 362mW/Ch Power Consumption, 1.32V <sub>P-P</sub> Input Range
		Rev.