

# EiceDRIVER<sup>TM</sup> SIL

# High Voltage IGBT Driver for Automotive Applications

# 1EDI2004AS Single Channel Isolated Driver for Inverter Systems AA Step









# 1 Overview

## **Quality Requirement Category: Automotive**

The 1EDI2004AS is a high-voltage IGBT gate driver designed for automotive motor drives above 5 kW. The 1EDI2004AS is based on Infineon's Coreless Transformer (CLT) technology, providing galvanic insulation between low voltage and high voltage domains. The device has been designed to support 400 V, 600 V and 1200 V IGBT technologies.



The 1EDI2004AS can be connected on the low voltage side ("primary" side) to 5 V logic. A standard SPI interface allows the logic to configure and to control the advanced functions implemented in the driver.

On the high voltage side ("secondary" side), the 1EDI2004AS is dimensioned to drive an external booster stage or directly small IGBTs. Short propagation delays and controlled internal tolerances lead to minimal distortion of the PWM signal.

A large panel of safety-related functions has been implemented in the 1EDI2004AS, in order to support functional safety requirements at system level (as per ISO 26262). Besides, those integrated features ease the implementation of Active Short Circuit (ASC) strategies.

The 1EDI2004AS can be used optimally with Infineon's 1EBN100XAE "EiceDRIVER™ Boost" booster stage family.

1

#### **Features**

The following features are supported by the 1EDI2004AS:

- Single Channel IGBT Driver.
- On-chip galvanic insulation (up to 6kV).
- Support of 600 V and 1200 V IGBT technologies.
- · Low propagation delay and minimal PWM distortion.
- Support of 5 V logic levels (primary side).
- 16-bit Standard SPI interface (up to 2 MBaud) with daisy chain support (primary side).
- Enable input pin (primary side).
- Pseudo-differential inputs for critical signals (primary side).
- Power-On Reset pin (primary side).
- · Debug mode.



#### Overview

- Pulse Suppressor.
- Fully Programmable Active Clamping Inhibit signal (secondary side).
- · Optimal support of EiceBoost functions.
- Operation with unipolar secondary supply possible (V<sub>FF2</sub>=V<sub>GND2</sub>).
- Fullfil BISS standard 2.0 (Class 3) for conducted emissions.
- 36-pin PG-DSO-36 green package.
- Automotive qualified (as per AEC Q100).

#### **Safety Relevant Features**

- Desaturation monitoring, with selectable blanking time in runtime.
- · Overcurrent protection.
- Fully programmable Two-Level Turn-Off (static programming).
- Automatic Emergency Turn-Off in failure case.
- Externally triggered disabling of the output stage (tristate).
- Under- and over-voltage supervision of the secondary power supplies.
- OVLO2 failure reaction can be modified in runtime.
- NFLTA and NFLTB notification pins for fast system response time (primary side).
- Safe internal state machine.
- Weak Turn-On functionality.
- Internal clock monitoring.
- · Gate signal monitoring comparators.
- Individual error and status flags readable via SPI.
- Support for Active Short Circuit strategies.
- · Full diagnostic capability.
- · In-application testability of safety critical functions.
- Suitable for systems up to ASIL D requirements (as per ISO 26262).
- Compliant to ISO 26262 standard ASIL A.

#### **Target Applications**

- Inverters for automotive Hybrid Electric Vehicles (HEV) and Electric Vehicles (EV).
- High Voltage DC/DC converter.
- Industrial Drive.

Type	Package	Ordering code	Marking
1EDI2004AS	PG-DSO-36	SP001618654	1EDI2004AS



<b>Revision Histo</b>	Revision History		
Page or Item Subjects (major changes since previous revision)			
Rev. 2.1, 2021-11-17			
Page 135	Added info that DIN V VDE 0884-10:2006-12 expired on December 31st, 2019 V <sub>IOSM</sub> updated to reflect actual rated value instead of test voltage Added specification for isolation resistance and partial discharge		
Page 121	Typo fixed in ESD immunity rating - corner pins are 1,18,19,36		

#### **Trademarks of Infineon Technologies AG**

AURIXTM, C166TM, CanPAKTM, CIPOSTM, CIPURSETM, EconoPACKTM, CoolMOSTM, CoolSETTM, CORECONTROLTM, CROSSAVETM, DAVETM, EasyPIMTM, EconoBRIDGETM, EconoDUALTM, EconoPIMTM, EiceDRIVERTM, eupecTM, FCOSTM, HITFETTM, HybridPACKTM, I2RFTM, ISOFACETM, IsoPACKTM, MIPAQTM, ModSTACKTM, my-dTM, NovalithICTM, OptiMOSTM, ORIGATM, PRIMARIONTM, PrimePACKTM, PrimeSTACKTM, PRO-SILTM, PROFETTM, RASICTM, ReverSaveTM, SatRICTM, SIEGETTM, SINDRIONTM, SIPMOSTM, SmartLEWISTM, SOLID FLASHTM, TEMPFETTM, thinQ!TM, TRENCHSTOPTM, TriCoreTM.

#### Other Trademarks

Advance Design System™ (ADS) of Agilent Technologies, AMBA™, ARM™, MULTI-ICE™, KEIL™, PRIMECELL™, REALVIEW™, THUMB™, µVision™ of ARM Limited, UK. AUTOSAR™ is licensed by AUTOSAR development partnership. Bluetooth™ of Bluetooth SIG Inc. CAT-iq™ of DECT Forum. COLOSSUS™, FirstGPS™ of Trimble Navigation Ltd. EMV™ of EMVCo, LLC (Visa Holdings Inc.). EPCOS™ of Epcos AG. FLEXGO™ of Microsoft Corporation. FlexRay™ is licensed by FlexRay Consortium. HYPERTERMINAL™ of Hilgraeve Incorporated. IEC™ of Commission Electrotechnique Internationale. IrDA™ of Infrared Data Association Corporation. ISO™ of INTERNATIONAL ORGANIZATION FOR STANDARDIZATION. MATLAB™ of MathWorks, Inc. MAXIM™ of Maxim Integrated Products, Inc. MICROTEC™, NUCLEUS™ of Mentor Graphics Corporation. Mifare™ of NXP. MIPI™ of MIPI Alliance, Inc. MIPS™ of MIPS Technologies, Inc., USA. muRata™ of MURATA MANUFACTURING CO., MICROWAVE OFFICE™ (MWO) of Applied Wave Research Inc., OmniVision™ of OmniVision Technologies, Inc. Openwave™ Openwave Systems Inc. RED HAT™ Red Hat, Inc. RFMD™ RF Micro Devices, Inc. SIRIUS™ of Sirius Satellite Radio Inc. SOLARIS™ of Sun Microsystems, Inc. SPANSION™ of Spansion LLC Ltd. Symbian™ of Symbian Software Limited. TAIYO YUDEN™ of Taiyo Yuden Co. TEAKLITE™ of CEVA, Inc. TEKTRONIX™ of Tektronix Inc. TOKO™ of TOKO KABUSHIKI KAISHA TA. UNIX™ of X/Open Company Limited. VERILOG™, PALLADIUM™ of Cadence Design Systems, Inc. VLYNQ™ of Texas Instruments Incorporated. VXWORKS™, WIND RIVER™ of WIND RIVER SYSTEMS, INC. ZETEX™ of Diodes Zetex Limited.

Last Trademarks Update 2011-02-24



## **Table of Contents**

# **Table of Contents**

1	Overview	. 1
	Table of Contents	. 4
	List of Figures	. 7
	List of Tables	. 8
2	Functional Description	10
2.1	Introduction	10
2.2	Pin Configuration and Functionality	11
2.2.1	Pin Configuration	11
2.2.2	Pin Functionality	13
2.2.2.1	Primary Side	13
2.2.2.2	Secondary Side	14
2.2.2.3	Pull Devices	15
2.3	Block Diagram	17
2.4	Functional Block Description	18
2.4.1	Power Supplies	18
2.4.2	Clock Domains	18
2.4.3	PWM Input Stage	19
2.4.4	SPI Interface	21
2.4.4.1	Overview	21
2.4.4.2	General Operation	22
2.4.4.3	Definitions	24
2.4.4.4	SPI Data Integrity Support	26
2.4.4.4.1	Parity Bit	26
2.4.4.4.2	SPI Error	26
2.4.4.5	Protocol Description	27
2.4.4.5.1	Command Catalog	27
2.4.4.5.2	Word Convention	27
2.4.4.5.3	ENTER_CMODE Command	28
2.4.4.5.4	ENTER_VMODE Command	28
2.4.4.5.5	EXIT_CMODE Command	28
2.4.4.5.6	NOP Command	29
2.4.4.5.7	READ Command	29
2.4.4.5.8	WRITEH	29
2.4.4.5.9	WRITEL	30
2.4.5	Operating Modes	31
2.4.5.1	General Operation	31
2.4.5.2	Definitions	
2.4.5.2.1	Events and State Transitions	32
2.4.5.2.2	Emergency Turn-Off Sequence	33
2.4.5.2.3	Ready, Disabled, Enabled and Active State	34
2.4.5.3	Operation Modes Description	
2.4.5.4	Activating the device after reset	
2.4.5.5	Activating the device after an Event Class A or B	36
2.4.5.6	Debug Mode	
2.4.6	Driver Functionality	
2.4.6.1	Overview	
2.4.6.2	Switching Sequence Description	41





## **Table of Contents**

2.4.6.3	Active Miller Clamping Transistor Clamping	
2.4.6.4	Disabling the output stage	
2.4.6.5	Passive Clamping	
2.4.7	Fault Notifications	
2.4.8	EN Signal Pin	
2.4.9	Internal Supervision	
2.4.9.1	Lifesign watchdog	
2.4.9.2	Oscillator Monitoring	
2.4.9.3	Memory Supervision	
2.4.9.4	Hardware Failure Behavior	
2.4.10	Reset Events	
2.4.11	Operation in Configuration Mode	
2.4.11.1	Static Configuration Parameters	
2.4.11.1.1	• · · · · · · · · · · · · · · · · · · ·	
2.4.11.1.2		
2.4.11.1.3		
2.4.11.1.4	· · · · · · · · · · · · · · · · · · ·	
2.4.11.1.5	· · · · · · · · · · · · · · · · · · ·	
2.4.11.1.6	· · · · · · · · · · · · · · · · · · ·	
2.4.11.1.7	• ·····g-·······························	
2.4.11.1.8	· · · · · · · · · · · · · · · · · · ·	
2.4.11.1.9		
2.4.11.1.1		
2.4.11.2	Delay Calibration	
	Protection and Diagnostics	
3.1	Supervision Overview	
	Protection Functions: Category A	
3.2.1	Desaturation Protection	
3.2.2	Overcurrent Protection	
3.2.3	External Enable	
	Protection Functions: Category B	
3.3.1	Power Supply Voltage Monitoring	
	Protection Functions: Category C	
3.4.1	Shoot Through Protection function	
3.4.2	Gate Monitoring	
3.4.3	SPI Error Detection	
3.4.4	Active Short Circuit Support	
	Protection Functions: Category D	
3.5.1	Operation in Verification Mode and Weak Active Mode	
3.5.2	Weak Turn On	
3.5.3	DESAT Supervision Level 1	
3.5.4	DESAT Supervision Level 2	
3.5.5	DESAT Supervision Level 3	
3.5.6	OCP Supervision Level 1	69
3.5.7	OCP Supervision Level 3	
3.5.8	Power Supply Monitoring Supervision	
3.5.9	Internal Clock Supervision	72
4	Register Description	73
	Primary Register Description	
	Secondary Registers Description	





## **Table of Contents**

4.3	Read / Write Address Ranges	116
5	Specification	118
5.1	Typical Application Circuit	
5.2	Absolute Maximum Ratings	
5.3	Operating range	
5.4	Thermal Characteristics	
5.5	Electrical Characteristics	
5.5.1	Power Supply	
5.5.2	Internal Oscillators	
5.5.3	Primary I/O Electrical Characteristics	125
5.5.4	Secondary I/O Electrical Characteristics	
5.5.5	Switching Characteristics	
5.5.6	Desaturation Protection	
5.5.7	Overcurrent Protection	
5.5.8	Error Detection Timing	
5.5.9	SPI Interface	
5.5.10	Insulation Characteristics	
6	Package Information	136





# **List of Figures**

# **List of Figures**

igure 1	Pin Configuration	11
igure 2	Block Diagram	17
igure 3	PWM Input Stage	19
igure 4	STP: Inhibition Time Definition	20
igure 5	STP: Example of Operation	20
igure 6	SPI Regular Bus Topology	22
igure 7	SPI Daisy Chain Bus Topology	23
igure 8	Response Answer Principle - Daisy Chain Topology	25
igure 9	Response Answer Principle - Regular Topology	25
igure 10	SPI Commands Overview	27
igure 11	Operating Modes State Diagram	31
igure 12	Output Stage Diagram of Principle	37
igure 13	TTOFF: Principle of Operation	39
igure 14	TTOFF: pulse suppressor aborting a turn-on sequence	40
igure 15	Idealized Switching Sequence (Regular Turn-Off)	42
igure 16	AMCLP operation	43
igure 17	DESAT Function: Diagram of Principle	56
igure 18	DESAT Operation	57
igure 19	DESAT Operation with DESAT clamping enabled	58
igure 20	OCP Function: Principle of Operation	59
igure 21	Power Supply Supervision Function	61
igure 22	Shoot Through Protection: Principle of Operation	63
igure 23	ASC Strategy Support	65
igure 24	Idealized Weak Turn-On Sequence	67
igure 25	Typical Application Example	20
igure 26	SPI Interface Timing	34
igure 27	Package Dimensions	36
igure 28	Recommended Footprint	36
igure 29	Packing Information (Tape & Reel)	37





**List of Tables** 

# **List of Tables**

Table 1	Pin Configuration	11
Table 2	Internal pull devices	15
Table 3	SPI Command Catalog	27
Table 4	Word Convention	28
Table 5	ENTER_CMODE request and answer messages	28
Table 6	ENTER_VMODE request and answer messages	28
Table 7	EXIT_CMODE request and answer messages	29
Table 8	NOP request and answer messages	29
Table 9	READ request and answer messages	29
Table 10	WRITEH request and answer messages	30
Table 11	WRITEL request and answer messages	30
Table 12	Failure Notification Clearing	45
Table 13	System Supervision Overview	47
Table 14	Failure Events Summary	48
Table 15	Reset Events Summary	50
Table 16	Pin behavior (primary side) in case of reset condition	50
Table 17	Pin behavior (secondary side) in case of reset condition	51
Table 18	Safety Related Functions	54
Table 19	DESAT Protection Overview	56
Table 20	OCP Function Overview	
Table 21	External Enable Function Overview	
Table 22	Power Supply Voltage Monitoring Overview	61
Table 23	STP Overview	63
Table 24	Gate Monitoring Overview	64
Table 25	SPI Error Detection Overview	64
Table 26	Active Short Circuit Support Overview	65
Table 27	DESAT Supervision Level 1 Overview	
Table 28	DESAT Supervision Level 2 Overview	68
Table 29	DESAT Supervision Level 3 Overview	69
Table 30	OCP Supervision Level 1 Overview	69
Table 31	OCP Supervision Level 3 Overview	70
Table 32	Power Supply Monitoring Supervision Overview	70
Table 33	Primary Clock Supervision Overview	72
Table 34	Register Address Space	73
Table 35	Register Overview	73
Table 36	Bit Access Terminology	74
Table 37	Read Access Validity	116
Table 38	Write Access Validity	
Table 39	Component Values	118
Table 40	Absolute Maximum Ratings	121
Table 41	Operating Conditions	122
Table 42	Thermal Characteristics	122
Table 43	Power Supplies Characteristics	
Table 44	Internal Oscillators	
Table 45	Electrical Characteristics for Pins: INP, INSTP, EN	
Table 46	Electrical Characteristics for Pins: SCLK, SDI, NCS	
Table 47	Electrical Characteristics for Pins: NRST/RDY	
Table 48	Electrical Characteristics for Pins: SDO	
Table 49	Electrical Characteristics for Pins: NFLTA, NFLTB	126





## **List of Tables**

Table 50	Electrical Characteristics for Pins: TON, TOFF & GATE	127
Table 51	Electrical Characteristics for Pins: OSD, DEBUG	127
Table 52	Electrical Characteristics for Pin: NUV2	127
Table 53	Electrical Characteristics for Pins: DACLP	128
Table 54	Electrical Characteristics for Pins: AMCLP	128
Table 55	Electrical Characteristics for Pin: VREG	129
Table 56	Switching Characteristics	130
Table 57	DESAT characteristics	
Table 58	OCP characteristics	132
Table 59	Error Detection Timing	133
Table 60	SPI Interface Characteristics	134
Table 61	Isolation Characteristics referring to DIN EN 60747-5-2 (VDE 0884 - 10):2006-12	135
Table 62	Isolation Characteristics referring to UL 1577	135

# infineon

## **Functional Description**

# 2 Functional Description

#### 2.1 Introduction

The 1EDI2004AS is an advanced single channel IGBT driver that can also be used for driving power MOS devices. The device has been developed in order to optimize the design of high performance safety relevant automotive systems.

The device is based on Infineon's Coreless Transformer Technology and consist of two chips separated by a galvanic isolation. The low voltage (primary) side can be connected to a standard 5 V logic. The high voltage (secondary) side is in the DC-link voltage domain.

Internally, the data transfers are ensured by two independent communication channels. One channel is dedicated to transferring the ON and OFF information of the PWM input signal only. This channel is unidirectional (from primary to secondary). Because this channel is dedicated to the PWM information, latency time and PWM distortion are minimized. The second channel is bidirectional and is used for all the other data transfers (e.g. status information, etc).

The 1EDI2004AS supports advanced functions in order to optimize the switching behavior of the IGBT. Furthermore, it supports several monitoring and protection functions, making it suitable for systems having to fulfill ASIL requirements (as per ISO 26262).

# infineon

## **Functional Description**

# 2.2 Pin Configuration and Functionality

# 2.2.1 Pin Configuration




Figure 1 Pin Configuration

Table 1 Pin Configuration

	1			
Pin Number	Symbol	I/O	Voltage Class	Function
1,9,18	VEE2	Supply	Supply	Negative Power Supply <sup>1)</sup> .
2	TON	Output	15V Secondary	Turn-On Output. <sup>2)</sup>
3	VCC2	Supply	Supply	Positive Power Supply.
4	TOFF	Output	15V Secondary	Turn-Off Output. <sup>2)</sup>
5	DESAT	Input	15V Secondary	Desaturation Protection Input.
6	GATE	Input	15V Secondary	Gate Monitoring Input.
7	GND2	Ground	Ground	Ground.
8	IREF2	Input	5V Secondary	External Reference Input.
10	VREG	Output	5V Secondary	Reference Output Voltage. <sup>2)</sup>
11	ОСР	Input	5V Secondary	Over Current Protection.
12	OCPG	Ground	Ground	Ground for the OCP function,
13	DEBUG	Input	5V Secondary	Debug Input.



## **Functional Description**

**Table 1 Pin Configuration** (cont'd)

Pin Number	Symbol	I/O	Voltage Class	Function
14	DACLP	Output	5V Secondary	Active Clamping Disable Output.(push-pull) <sup>2)</sup>
15	OSD	Input	5V Secondary	Output Stage Disable Input.
16	AMCLP	Output	5V Secondary	Active Miller Clamping control output. (push-pull) <sup>2)</sup>
17	NUV2	Output	5V Secondary	V <sub>CC2</sub> not valid notification output. (open drain) <sup>2)</sup>
19, 28, 36	GND1	Ground	Ground	Ground <sup>3)</sup> .
20	Reserved	Reserved	Reserved	Reserved. This pin shall be connected to <b>GND1</b> .
21	SCLK	Input	5V Primary	SPI Serial Clock Input.
22	SDI	Input	5V Primary	SPI Serial Data Input.
23	NCS	Input	5V Primary	SPI Chip Select Input (low active).
24	SDO	Output	5V Primary	SPI Serial Data Output. (push-pull) <sup>2)</sup>
25	Reserved	Reserved	Reserved	Reserved. This pin shall be connected to <b>GND1</b> .
26	NFLTB	Output	5V Primary	Fault B Output (low active, open drain).2)
27	NFLTA	Output	5V Primary	Fault A Output (low active, open drain).2)
29	NRST/RDY	Input/Output	5V Primary	Reset Input (low active, open drain). This signal notifies that the device is "ready". 2)
30	EN	Input	5V Primary	Enable Input.
31	REF0	Ref. Ground	Ground	Reference Ground for signals INP, INSTP, EN.
32	INP	Input	5V Primary	Positive PWM Input.
33	INSTP	Input	5V Primary	Monitoring PWM Input.
34	VCC1	Supply Input	Supply	Positive Power Supply.
35	IREF1	Input	5V Primary	External Reference Input.

<sup>1)</sup> All **VEE2** pins must be connected together.

<sup>2)</sup> Pin is not protected against short circuit to respective supply or ground potential.

<sup>3)</sup> All **GND1** pins must be connected together.

# infineon

## **Functional Description**

## 2.2.2 Pin Functionality

## 2.2.2.1 Primary Side

#### **GND1**

Ground connection for the primary side.

#### VCC1

5V power supply for the primary side (referring to GND1).

#### **INP**

Non-inverting PWM input of the driver. The internal structure of the pad makes the IC robust against glitches. An internal weak pull-down resistor to  $V_{REFO}$  drives this input to Low state in case the pin is floating.

#### **INSTP**

Monitoring PWM input for shoot through protection. The internal structure of the pad makes the IC robust against glitches. An internal weak pull-down resistor to  $V_{REF0}$  drives this input to Low state in case the pin is floating.

#### **REFO**

Reference Ground signal for the signals **INP**, **INSTP**, **EN**. This pin should be connected to the ground signal of the logic issuing those signals.

#### **EN**

Enable Input Signal. This signal allows the logic on the primary side to turn-off and deactivate the device. An internal weak pull-down resistor to  $V_{REF0}$  drives this input to Low state in case the pin is floating. This pin reacts on logic levels.

#### **NFLTA**

Open-Drain Output signal used to report major failure events (Event Class A). In case of an error event, **NFLTA** is driven to Low state. This pin shall be connected externally to  $V_{CC1}$  with a pull-up resistance.

#### **NFLTB**

Open-Drain Output signal used to report major failure events (Event Class B) and reset events. In case of an error event, **NFLTB** is driven to Low state. This pin shall be connected externally to  $V_{CC1}$  with a pull-up resistance.

#### **SCLK**

Serial Clock Input for the SPI interface. An internal weak pull-up device to V<sub>CC1</sub> drives this input to high state in case the pin is floating.

#### SDO

Serial Data Output (push-pull) for the SPI interface.



## **Functional Description**

#### **SDI**

Serial Data Input for the SPI interface. An internal weak pull-up device to V<sub>CC1</sub> drives this input to high state in case the pin is floating.

#### NCS

Chip Select input for the SPI interface. This signal is low active. An internal weak pull-up device to V<sub>CC1</sub> drives this input to High state in case the pin is floating.

#### **IREF1**

Reference input of the primary chip. This pin shall be connected to V<sub>GND1</sub> via an external resistor.

#### **NRST/RDY**

Open drain reset input. This signal is low-active. When a valid signal is received on this pin, the device is brought in its default state. This signal is also used as a "ready notification". A high level on this pin indicates that the primary chip is functional.

# 2.2.2.2 Secondary Side

#### VEE2

Negative power supply for the secondary side, referring to V<sub>GND2</sub>.

#### VCC<sub>2</sub>

Positive power supply for the secondary side, referring to  $V_{GND2}$ .

#### **GND2**

Reference ground for the secondary side.

#### **DESAT**

Desaturation Protection input pin. The function associated with this pin monitors the  $V_{CE}$  voltage of the IGBT. An internal pull-up resistor to  $V_{CC2}$  drives this signal to High level in case it is floating.

#### **OCP**

Over Current Protection input pin. The function associated with this pin monitors the voltage across a sensing resistance located on the auxiliary path of a Current Sense IGBT. An internal weak pull-up resistor to the internal 5V reference drives this input to High state in case the pin is floating.

#### **OCPG**

Over Current Protection Ground.

#### **TON**

Output pin for turning on the IGBT.

#### **TOFF**

Output pin for turning off the IGBT.



## **Functional Description**

#### **GATE**

Input pin used to monitor the IGBT gate voltage.

#### **OSD**

Output Stage Disable input. A High Level on this pin tristates the output stage. An internal weak pull-down resistor to  $V_{GND2}$  drives this input to Low state in case the pin is floating.

#### **DACLP**

Output pin used to disable the active clamping function of the booster.

#### **DEBUG**

Debug input pin. This pin is latched at power-up. When a High level is detected on this pin, the device enters a special mode where it can be operated without SPI interface. This feature is for development purpose only. This pin should normally be tied to  $V_{GND2}$ . An internal weak pull-down resistor to  $V_{GND2}$  drives this input to Low state in case the pin is floating.

#### IREF2

Reference input of the secondary chip. This pin shall be connected to V<sub>GND2</sub> via an external resistor.

#### **VREG**

Reference Output voltage. This pin shall be connected to an external capacitance to V<sub>GND2</sub>.

#### NUV<sub>2</sub>

 $V_{CC2}$  not valid notification signal (Open Drain). This signal drives a low level when  $V_{CC2}$  is below  $V_{UVLO2L}$  or when the internal 5V digital supply is not valid. When both supplies are valid, this pin is in high impedance state. This pin shall be connected externally to a 5V reference with a pull-up resistance to ensure level read-out over the respective register. The pin can be connected also to respective ground potential (This enables usage together with OSD pin).

#### **AMCLP**

Active Miller Clamping External Enable Output. The signal goes to High level when  $V_{GATE}$  is lower than  $V_{GATE1}$  during turn-off.

#### 2.2.2.3 Pull Devices

Some of the pins are connected internally to pull-up or pull-down devices. This is summarized in Table 2.

Table 2 Internal pull devices

Signal	Device
INP	Weak pull down to V <sub>REF0</sub>
INSTP	Weak pull down to V <sub>REF0</sub>
EN	Weak pull down to V <sub>REF0</sub>
SCLK	Weak pull up to V <sub>CC1</sub>
SDI	Weak pull up to V <sub>CC1</sub>
NCS	Weak pull up to V <sub>CC1</sub>



# **Functional Description**

# Table 2 Internal pull devices

Signal	Device
DESAT	Weak pull up to V <sub>CC2</sub>
OSD	Weak pull down to V <sub>GND2</sub>
ОСР	Weak pull up to 5V internal reference
DEBUG	Weak pull down to V <sub>GND2</sub>



## **Functional Description**

#### **Block Diagram** 2.3




Figure 2 **Block Diagram** 

# infineon

## **Functional Description**

# 2.4 Functional Block Description

# 2.4.1 Power Supplies

On the primary side, the 1EDI2004AS needs a single 5Vsupply source V<sub>CC1</sub> for proper operation. This makes the device compatible to most of the microcontrollers available for automotive applications.

On the secondary side, the 1EDI2004AS needs two power supplies for proper operation.

- The positive power supply  $V_{CC2}$  is typically set to 16.5 V (referring to  $V_{GND2}$ ).
- The negative supply V<sub>EE2</sub> is typically set to -4 V or 0V (referring to V<sub>GND2</sub>).

Under- and over-voltage monitoring is performed continuously during operation of the device (see **Chapter 3.3.1**).

A 5V supply for the digital domain on the secondary side is generated internally (present at pin VREG).

## 2.4.2 Clock Domains

The clock system of the 1EDI2004AS is based on three oscillators defining each a clock domain:

- One RC oscillator (OSC1) for the primary chip.
- One RC oscillator (OSC2) for the secondary chip excepting the output stage.
- One Start-Stop oscillator (SSOSC2) for the output stage on the secondary side.

The two RC oscillators are running constantly. They are also monitored constantly, and large deviations from the nominal frequency are identified as a system failure (Event Class B, see **Chapter 3.3**).

The Start Stop oscillator is controlled by the PWM command.



## **Functional Description**

## 2.4.3 PWM Input Stage

The PWM input stage generates from the external signals **INP**, **INSTP** and **EN** the turn-on and turn-off commands to the secondary side. The general structure of the PWM input block is shown **Figure 3**.




Figure 3 PWM Input Stage

Signals INP, INSTP and EN are pseudo-differential, in the sense that they are not referenced to the common ground GND1 but to signal REFO. This is intended to make the device more robust against ground bouncing effects.

#### Note:

- 1. Glitches shorter than  $t_{INPS1}$  (see Table 45) occurring at signal INP are filtered internally.
- 2. Pulses at INP below  $t_{INPPD}$  (see Table 45) might be distorted or suppressed.

The 1EDI2004AS supports non-inverted PWM signals only. When a High level on pin **INP** is detected while signals **INSTP** and **EN** are valid, a turn-on command is issued to the secondary chip. A Low level at pin **INP** issues a turn-off command to the secondary chip.

Signal **EN** can inhibit turn-on commands received at pin **INP**. A valid signal **EN** is required in order to have turn-on commands issued to the secondary chip. If an invalid signal is provided, the PWM input stage issues constantly turn-off commands to the secondary chip. The functionality of signal **EN** is detailed in **Chapter 2.4.8**.

Note: After an invalid-to valid-transition of signal EN, a minimum delay of t<sub>INPEN</sub> should be inserted before turning INP on.

As shown in **Figure 4**, signal **INSTP** provides a Shoot-Through Protection (STP) to the system. When signal at pin **INSTP** is at High level, the internal signal inhibit\_act is activated. The inhibition time is defined as the pulse duration of signal inhibit\_act. It corresponds to the pulse duration of signal **INSTP** to which a minimum dead time is added. During the inhibition time, rising edges of signal **INP** are inhibited. Bit **PSTAT2.STP** is set for the duration of the inhibition time.



## **Functional Description**




Figure 4 STP: Inhibition Time Definition

It shall be noted that during the inhibition time, signal pwm\_cmd is not forced to Low. It means that if the device is already turned-on when **INSTP** is High, it stays turned-on until the signal at pin **INP** goes Low. This is depicted in **Figure 5**.




Figure 5 STP: Example of Operation

When a condition occurs where a rising edge of signal **INP** is inhibited, an error notification is issued. See **Chapter 3.4.1** for more details.

Note: If a rising edge shortly after reset occurs at INP may PER.STPER gets set, anyway an immediatly turnon of the secondary is prevented.

# infineon

## **Functional Description**

#### 2.4.4 SPI Interface

This chapter describes the functionality of the SPI block.

#### **2.4.4.1** Overview

The standard SPI interface implemented on the 1EDI2004AS is compatible with most of the microcontrollers available for automotive and industrial applications. The following features are supported by the SPI interface:

- Full-duplex bidirectional communication link.
- SPI Slave mode (only).
- 16-bit frame format.
- · Daisy chain capability.
- · MSB first.
- Parity Check (optional) and Parity Bit generation (LSB).

The SPI interface of the 1EDI2004AS provides a standardized bidirectional communication interface to the main microcontroller. From the architectural point of view, it fulfills the following functions:

- Initialization of the device.
- Configuration of the device (static and runtime).
- Reading of the status of the device (static and runtime).
- Operation of the verification modes of the device.

The purpose of the SPI interface is to exchange data which have relaxed timing constraints compared to the PWM signals (from the point of view of the motor control algorithm). The IGBT switching behavior is for example controlled directly by the PWM input. Similarly, critical application failures requiring fast reaction are notified on the primary side via the feedback signals **NFLTA**, **NFLTB** and **NRST/RDY**.

In order to minimize the complexity of the end-application and to optimize the microcontroller's resources, the implemented interface has daisy chain capability. Several (typically 6) 1EDI2004AS devices can be combined into a single SPI bus.

# infineon

## **Functional Description**

# 2.4.4.2 General Operation

The SPI interface of the 1EDI2004AS supports full duplex operation. The interface relies on four communication signals:

- NCS: (Not) Chip Select.
- SCLK: Serial Clock.
- SDI: Serial Data In.
- SDO: Serial Data Out.

The SPI interface of the 1EDI2004AS supports slave operation only. An SPI master (typically, the main microcontroller) is connected to one or several 1EDI2004AS devices, forming an SPI bus. Several bus topologies are supported.

A regular SPI bus topology can be used where each of the slaves is controlled by an individual chip select signal (**Figure 6**). In this case, the number of slaves on the bus is only limited by the application's constraints.




Figure 6 SPI Regular Bus Topology

In order to simplify the layout of the PCB and to reduce the number of pins used on the microcontroller's side, a daisy chain topology can also be used. The chain's depth is not limited by the 1EDI2004AS itself. A possible topology is shown **Figure 7**.



# **Functional Description**




Figure 7 SPI Daisy Chain Bus Topology

#### **Physical Layer**

The SPI interface relies on two shift registers:

- A shift output register, reacting on the rising edges of SCLK.
- A shift input register, reacting on the falling edges of SCLK.

When signal NCS is inactive, the signals at pins SCLK and SDI are ignored. The output SDO is in tristate.

When **NCS** is activated, the shift output register is updated internally with the value requested by the previous SPI access.

At each rising edge of the **SCLK** signal (while **NCS** is active), the shift output register is serially shifted out by one bit on the **SDO** pin (MSB first). At each falling edge of the clock pulse, the data bit available at the input **SDI** is latched and serially shifted into the shift input register.

At the deactivation of **NCS**, the SPI logic checks how many rising and falling edges of the **SCLK** signal have been received. In case both counts differ and / or are not a multiple of 16, an SPI Error is generated. The SPI block then checks the validity of the received 16-bit word. In case of a non valid data, an SPI error is generated. In case no error is detected, the data is decoded by the internal logic.

The NCS signal is active low.

#### **Input Debouncing Filters**

The input stages of signals **SDI**, **SCLK**, and **NCS** include each a Debouncing Filter. The input signals are that way filtered from glitches and noise.

The input signals **SDI** and **SCLK** are analyzed at each edge of the internal clock derived from OSC1. If the same external signal value is sampled three times consecutively, the signal is considered as valid and is processed by the SPI logic. Otherwise, the transition is considered as a glitch and is discarded.



## **Functional Description**

The input signal **NCS** is sampled at a rate corresponding to the period of the internal clock derived from OSC1. If the same external signal value is sampled two times consecutively, the signal is considered as valid and is processed by the SPI logic. Otherwise, the transition is considered as a glitch and is discarded.

#### 2.4.4.3 Definitions

#### Command

A command is a high-level command issued by the SPI master which aims at generating a specific reaction in the addressed slave. The command is physically translated into a Request Message by the SPI master. The correct reception of the Request Message by the SPI slave leads to a specific action inside the slave and to the emission of an Answer Message by the slave.

Example: the READ command leads to the transfer of the value of the specified register from the device to the SPI master.

#### Word

A word is a 16-bit sequence of shifted data bits.

#### **Transfer**

A transfer is defined as the SPI data transfers (in both directions) occurring between a falling edge of **NCS** and the next consecutive rising edge of **NCS**.

#### **Request Message**

A request message is a word issued by the SPI master and addressing a single slave. A request message relates to a specific command.

#### **Answer Message**

An answer message is a well-defined word issued by a single SPI slave as a response to a request message.

#### **Transmit Frame**

A transmit frame is a sequence of one or several words sent by the SPI Master within one SPI transfer. In regular SPI topologies, a transmit frame is in practice identical to a data word. In daisy chain topologies, a transmit frame is a sequence of data words belonging to different request messages.

#### **Receive Frame**

A receive frame is a sequence of one or several words received by the SPI Master within one SPI transfer. In regular SPI topologies, a receive frame is in practice identical to a data word. In daisy chain topologies, a receive frame is a sequence of data words belonging to different Answer Messages.

The SPI protocol supported by the 1EDI2004AS is based on the Request / Answer principle. The master sends a defined request message to which the slave answers with the corresponding answer message (**Figure 8**, **Figure 9**). Due to the nature of the SPI interface, the Answer Message is shifted, compared to the Request Message, by one SPI transfer. It means, for example, that the last word of answer message n is transmitted by the slave while the master sends the first word of request message n+1.



## **Functional Description**




Figure 8 Response Answer Principle - Daisy Chain Topology




Figure 9 Response Answer Principle - Regular Topology

The first word transmitted by the device after power-up is the content of register **PSTAT**.



## **Functional Description**

#### **SPI Data Integrity Support** 2.4.4.4

#### 2.4.4.4.1 **Parity Bit**

By default, the SPI link relies on an odd parity protection scheme for each transmitted or received 16-bit word of the SPI message. The parity bit corresponds to the LSB of the 16-bit word. Therefore, the effective payload of a 16-bit word is 15 data bit (plus one parity bit). The parity bit check (on the received data) can be disabled by clearing bit PCFG.PAREN. In this case, the parity bit is considered as "don't care". The generation of the parity bit by the driver for transmitted words can not be disabled (but can be considered as "don't care" by the SPI master).

Note:

For fixed value commands (ENTER CMODE, ENTER VMODE, EXIT CMODE, NOP), it has to be ensured that the value of the parity bit is correct even if parity check is disabled. Otherwise, an SPI error will be generated.

#### 2.4.4.4.2 **SPI Error**

When the device is not able to process an incoming request message, an SPI error is generated: the received message is discarded by the driver, bit PER.SPIER is set and the erroneous message is answered with an error notification (bit LMI set).

Several failures generate an SPI error:

- A parity error is detected on the received word.
- An invalid data word format is received (e.g. not a 16 bit word).
- A word is received, which does not correspond to a valid Request Message.
- A command is received which can not be processed. For example, the driver receives in Active Mode a command which is only valid in other operating modes. Another typical example is a read access to the secondary while the previous read access is not yet completed (device "busy").
- An SPI access to an invalid address.

the content of a frame with LMI bit set is the value of register PSTAT. Note:

Note: In case of permanent LMI error induced by system failures, it is recommended to apply a reset via pin

NRST/RDY.



# **Functional Description**

# 2.4.4.5 Protocol Description

# 2.4.4.5.1 Command Catalog

**Table 3** gives an overview of the command catalog supported by the device. The full description of the commands and of the corresponding request and answer messages is provided in the following sections.

Table 3 SPI Command Catalog

Acronym	Short Description	Valid in Mode
ENTER_CMODE	Enters into Configuration Mode.	OPM0, OPM1
ENTER_VMODE	Enters into Verification Mode.	OPM2
EXIT_CMODE	Leaves Configuration Mode to enter into Configured Mode.	OPM2
READ	Reads the register value at the specified address.	All
NOP	Triggers no action in the device (equivalent to a "nop").	All
WRITEH	Update the most significant byte of the internal write buffer.	All
WRITEL	Updates the least significant byte of the internal write buffer, and copies the contents of the complete buffer into the addressed register. The write buffer is cleared afterwards.	All (with restrictions)

An overview of the commands is given Figure 10.

Message		Com	mand							Data						l
ENTER_CMODE	0	0	0	1	1	0	0	0	1	0	0	0	0	0	0	(
ENTER_VMODE	0	0	0	1	0	0	0	1	0	1	0	0	0	0	0	(
EXIT_CMODE	0	0	0	1	0	0	1	0	0	0	1	0	0	0	0	(
NOP	0	0	0	1	0	1	0	0	0	0	0	1	0	0	0	(
READ	0	0	0	0	A4	A3	A2	A1	A0	0	1	0	1	0	1	7
WRITEH	0	1	0	0	0	1	0	D15	D14	D13	D12	D11	D10	D9	D8	7
WRITEL	1	0	1	0	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	)

Figure 10 SPI Commands Overview

## 2.4.4.5.2 Word Convention

In order to simplify the description of the SPI commands, the following conventions are used (Table 4).



## **Functional Description**

Table 4 Word Convention

Acronym	Value
Va(REGISTER)	Value of register REGISTER
$\overline{P_B}$	Parity Bit
< <n< td=""><td>Left shift operation of n bits.</td></n<>	Left shift operation of n bits.
$x_H \mid y_H$	Result of the operation: x <sub>H</sub> OR y <sub>H</sub>

## 2.4.4.5.3 ENTER\_CMODE Command

The goal of this function is to set the device into Configuration Mode. After reception of a valid ENTER\_CMODE command, mode OPM2 is active. This command is only valid in Default Mode (OPM0 and OPM1). In case the request message is received while OPM0 or OPM1 is not active, the complete command is discarded and an SPI error occurs.

**Table 5** describes the request message and the corresponding answer message.

Table 5 ENTER\_CMODE request and answer messages

	Transfer 1	Transfer 2
Request message	1880 <sub>H</sub>	N.a.
Answer message	N.a.	Va( <b>PSTAT</b> )

#### 2.4.4.5.4 ENTER\_VMODE Command

The goal of this function is to set the device into Verification Mode. After reception of a valid ENTER\_VMODE command, mode OPM5 is active. This command is only valid in Configuration Mode (OPM2). In case the request message is received while OPM2 is not active, the complete command is discarded and an SPI error occurs.

**Table 6** describes the request message and the corresponding answer message.

Table 6 ENTER\_VMODE request and answer messages

	Transfer 1	Transfer 2
Request message	1140 <sub>H</sub>	N.a.
Answer message	N.a.	Va( <b>PSTAT</b> )

### 2.4.4.5.5 EXIT\_CMODE Command

When a valid EXIT\_CMODE is received by the device, the Configuration Mode is left to Configured Mode (Mode OPM3 active). This command is only valid in Configuration Mode (OPM2). In case the request message is received while OPM2 is not active, the complete command is discarded and an SPI error occurs.

**Table 7** describes the request message and the corresponding answer message.



## **Functional Description**

Table 7 EXIT\_CMODE request and answer messages

	Transfer 1	Transfer 2	
Request message	1220 <sub>H</sub>	N.a.	
Answer message	N.a.	Va( <b>PSTAT</b> )	

## 2.4.4.5.6 **NOP Command**

This command triggers no specific action in the driver (equivalent to a "nop"). However, the mechanisms verifying the validity of the word are active. This command is valid in all operating modes.

**Table 8** describes the request message and the corresponding answer message.

Table 8 NOP request and answer messages

	Transfer 1	Transfer 2
Request message	1410 <sub>H</sub>	N.a.
Answer message	N.a.	Va( <b>PSTAT</b> )

#### 2.4.4.5.7 **READ Command**

This command aims at reading the value of the register whose address is specified in the request message. This command is valid in all operating modes. However, in OPM4 and OPM6, the use of the READ command is restricted (see **Table 37**). If an access outside the allowed address range is performed, the access is discarded as invalid and an SPI error occurs.

**Table 9** describes the request message and the corresponding answer message.

Table 9 READ request and answer messages

	Transfer 1	Transfer 2			
Request message	See below	N.a.			
Answer message	N.a.	Va(Register)			

#### Request message words

Word 1:  $(ADDRESS_5BIT << 7)] \mid 002A_H \mid P_B$ .

#### **Answer message words**

Word 1: Value of REGISTER.

#### 2.4.4.5.8 WRITEH

This command aims at writing the upper byte of the internal write buffer with the specified value. This command has no other effect on the functionality of the device. This command is valid in all operating modes.

**Table 10** describes the request message and the corresponding answer message.



## **Functional Description**

Table 10 WRITEH request and answer messages

	-	•
	Transfer 1	Transfer 2
Request message	See below	N.a.
Answer message	N.a.	Va( <b>PSTAT</b> )

#### **Request message words**

Word 1:  $4400_{H}$  | ( DATA\_8BIT << 1 ) |  $P_{B}$ 

#### 2.4.4.5.9 WRITEL

This command aims at updating the value of the register whose address is specified in the request message. This command is valid in all operating modes. However, depending on the active operating mode, this command is restricted to a given address range or specific registers (see **Table 38**). If an access outside the allowed address range is performed, the access is discarded as invalid and an SPI error occurs.

At the reception of this command, the least significant byte of the internal buffer is written with the specified value, the contents of the buffer is copied to the register at the specified address and the complete write buffer is cleared.

**Table 11** describes the request message and the corresponding answer message.

Table 11 WRITEL request and answer messages

	Transfer 1	Transfer 2		
Request message	See below	N.a.		
Answer message	N.a.	Va( <b>PSTAT</b> )		

## Request message words

Word 1:  $A000_{H} | (ADDRESS_5BIT << 7) | (DATA_6BIT << 1) | P_B$ .

# infineon

## **Functional Description**

# 2.4.5 Operating Modes

## 2.4.5.1 General Operation

At any time, the driver can be in one out of seven possible operating modes:

- OPM0: Default Mode (default after reset, device is disabled).
- OPM1: Error Mode (reached after Event Class B, device is disabled).
- OPM2: Configuration Mode (device is disabled, configuration of the device can be modified).
- OPM3: Configured Mode (device is configured and disabled).
- OPM4: Active Mode (normal operation).
- OPM5: Verification mode (intrusive diagnostic functions can be triggered).
- OPM6: Weak active mode (the device can be turned on but with restrictions)

The current active mode of the device is given by bit field **SSTAT.OPM**.

The concept of the device is based on the following general ideas:

- The driver can only switch the IGBT on when OPM4 mode is active (exception: weak-turn on in OPM6).
- Starting from Mode OPM0 or OPM1, the Active Mode OPM4 can only be activated through a dedicated SPI command sequence and the activation of the hardware signal EN. As a result, the probability that the device goes to OPM4 mode due to random signals is negligible.
- Differentiations of errors: different classes of errors are defined, leading to different behavior of the device.

The state diagram for the operating modes is given in **Figure 11**:




Figure 11 Operating Modes State Diagram

# infineon

## **Functional Description**

#### 2.4.5.2 Definitions

# 2.4.5.2.1 Events and State Transitions

The transitions from one state to the other are based on "events" and / or SPI commands. The following classification is chosen for defining the events.

#### **Events Class A**

The following (exhaustive) list of events are defined as Events Class A:

- Occurrence of a DESAT event (leads to a safe turn-off sequence).
- Occurrence of an OCP event (leads to a safe turn-off sequence).
- Valid to Invalid transition on **EN** signal (leads to a regular turn-off sequence).

When an Event Class A occurs, the output stage initiates either a safe turn-off sequence (DESAT, OCP) or a regular turn-off sequence (EN event). The event is notified via an error bit in the corresponding register.

Note: Contrarily to a reset event, an Event Class A does not affect the contents of the configuration registers.

When an Event Class A occurs, the device may change its operating mode depending on which mode is active when the event occurs:

- If it was in OPM4, it goes in OPM3.
- If it was in OPM6, it goes in OPM5.

In all other cases, the OPM is unaffected. A state transition due to an Event Class A leads to the activation of signal **NFLTA**. If no state transition occurs (if for example the device was not in OPM4 or OPM6), **NFLTA** is not activated.

#### **Events Class B**

The following (exhaustive) list of events are defined as Events Class B:

- Occurrence of a UVLO2 event.
- Occurrence of a OVLO2 event.
- Occurrence of a UVLO3 event. (configurable)
- Occurrence of a OVLO3 event. (configurable)
- Verification Mode Time Out Error

Note: Every class B event with state transition triggers a notification via NFLTB signal. But not all notifications on NFLTB signal are class B events (e.g. failures, resets, also see Table 14, Table 15).

When an Event Class B occurs, the output stage initiates a regular turn-off sequence. The event is notified via an error bit in the corresponding register and (possibly) via the signal **NFLTB**.

Note: Events Class B may affect the contents of the configuration registers.

When an Event Class B occurs, the device may change its operating mode depending on which mode is active when the event occurs: if it was not in OPM1, it goes to OPM1. It is unaffected otherwise.



# **Functional Description**

A state transition due to an Event Class B leads to the activation of signal **NFLTB**. If no state transition occurs (if for example the device was already in OPM1), **NFLTB** is not activated. See **Chapter 2.4.7** for more details on failure notifications.

#### **Events Class C**

Generally speaking, Events Class C are error events that do not lead to a change of the operating mode of the device. The following (exhaustive) list of events is comprised within the Event Class C:

- Time Out Error (PER.O2MTO & PER.DBTO)
- Output Stage Tristate (PER.OSTER)
- SPI Error (PER.SPIER).
- Shoot Through Protection Error (PER.STPER).

Note:

For over- and undervoltage errors it is depending on the configuration whether a Event Class B or Event Class C is generated (e.g. SER.OVLO3ER, SER.OVLO2ER)

#### **SPI Commands**

The following SPI commands have an impact on the device's operating mode. The SPI commands are described in **Chapter 2.4.4.5**.

- ENTER\_CMODE.
- ENTER\_VMODE.
- EXIT\_CMODE.
- Setting of bit SCTRL.CLRS (by writing register PCTRL)

#### **Reset Events**

A reset sets the device (or part of the device) in its default state. Reset events are described in **Chapter 2.4.10**.

## 2.4.5.2.2 Emergency Turn-Off Sequence

The denomination "Emergency Turn-Off Sequence" (ETO) is used to describe the sequence of actions executed by the output stage of the device when an Event Class Aand Class B is detected.

An ETO sequence is described by the following set of actions:

- A Turn-Off sequence is initiated. In case of DESAT or OCP event, a safe turn-off sequence is initiated. For the
  other events, a regular turn-off sequence is initiated.
- The device enters the corresponding OPM mode. As a consequence, the device is disabled.

Once an ETO from Event Class B has been initiated, the device can not be reenabled. Consequently, the user need to reconfigure the device before reenabling the device and sending PWM turn-on command.

#### 2.4.5.2.3 Ready, Disabled, Enabled and Active State

The device is said to be in Ready state in case no reset event is active on the primary chip. When the device is Ready, signal **NRST/RDY** is at High level.



## **Functional Description**

When the device is in Disabled State, the PWM turn-on commands are ignored. This means that whatever the input signal **INP** is, the output stage (if not tristated) delivers a constant turn-off signal to the IGBT. Unless otherwise stated, all other functions of the device work normally.

When the device is not in Disabled State, it is said to be in Enabled State. In this case, the PWM signal command is processed normally (if the output stage is not tristated). Practically, the device is in Enabled State when either Mode OPM4 or Mode OPM6 is active.

Active State corresponds to the normal operating state of the device. Practically, the device is in Active State when Mode OPM4 is active.

Note: When the device is in Active State, it implicates it is in Enabled state.

# 2.4.5.3 Operation Modes Description

#### **Default Mode (OPM0)**

Mode OPM0 is the default operating mode of the device after power up or after a reset event. In OPM0, the device is in Disabled State.

The following exhaustive list of events bring the device in OPM0 Mode:

- Occurrence of a Reset Event.
- Bit SCTRL.CLRS set while the device was in OPM1.

#### **Error Mode (OPM1)**

Mode OPM1 is the operating mode of the device after an Event Class B.

The following exhaustive list of events bring the device in OPM1 Mode:

Occurrence of an Event Class B.

In OPM1, when bit **SCTRL.CLRS** is set via the corresponding SPI command, the device shall normally jump to OPM0. However, in case the conditions for an Event Class B are met at that moment, no state transition occurs and the device stays in OPM1. The operation of bit **SCTRL.CLRS** on the secondary sticky bits works normally. In OPM1, when a valid ENTER\_CMODE command is received, the device shall normally jump to OPM2. However, in case the conditions for an Event Class B are met at that moment, no state transition occurs and the device stays in OPM1 for the duration of the event. The state transition to OPM2 is executed as soon as the conditions leading to the Event Class B disappear. It shall be noted that no LMI error notification is issued.

#### **Configuration Mode (OPM2)**

Configuration Mode is the mode where the configuration of the device can be modified. When OPM2 is active, the device is in Disabled State.

The following exhaustive list of events bring the device in Configuration Mode:

• Reception of a valid ENTER\_CMODE command while Mode OPM0 or OPM1 active.



## **Functional Description**

#### **Configured Mode (OPM3)**

Configured Mode is the mode where the device is ready to be enabled. When OPM3 is active, the device is in Disabled State.

The following exhaustive list of events bring the device in Mode OPM3:

- Reception of a valid EXIT\_CMODE command while Mode OPM2 active.
- Event Class A while Mode OPM4 active.

#### **Active Mode (OPM4)**

The Active Mode corresponds to the normal operating mode of the device. When OPM4 is active, the device is in Active State. The following exhaustive list of event bring the device in Active Mode:

• Invalid to Valid Transition on signal **EN while** Mode OPM3 active.

#### **Verification Mode (OPM5)**

Verification Mode is the mode where intrusive verification functions can be started. When OPM5 is active, the device is in disabled state.

The following exhaustive list of event bring the device in Verification Mode:

- Reception of a valid ENTER\_VMODE command while Mode OPM2 active.
- Occurrence of an Event Class A while Mode OPM6 active.

After a transition from Mode OPM2 to OPM5, an internal watchdog timer is started. If after time  $t_{VMTO}$ , the device has not left both modes OPM5 or OPM6, a time-out event occurs and an Event Class B is generated.

#### Weak Active Mode (OPM6)

Weak Active Mode is the mode where the device can be activated to run diagnosis tests at system level. When OPM6 is active, the device is in Enabled State. A PWM turn-on command issues a Weak Turn-On on the secondary side.

The following exhaustive list of event bring the device in Weak Active Mode:

• Invalid to Valid Transition on signal **EN while** Mode OPM5 active.

The watchdog counter started when entering Mode OPM5 is not reset when entering OPM6.

## **Implementation Notes related to State Transitions**

- An Event Class A or Class B detected on the secondary side lead to an immediate reaction of the device's output stage. Due to the latency of the inter-chip communication, the notification on the primary side is slightly delayed.
- The activation of signal NFLTA or NFLTB is simultaneous to the corresponding state transition on the primary side.
- It is possible to change the operating mode while a failure condition is present. This may however lead to a new immediate error notification and state transition.

# infineon

## **Functional Description**

# 2.4.5.4 Activating the device after reset

After a reset event, the device is in Mode OPM0 and disabled. In order to be active, the device needs to enter Configuration Mode with the ENTER\_CMODE command. Once all the configurations have been performed, the Configuration Mode has to be exited with an EXIT\_CMODE command. Once this is done, the device can enter the Active Mode when Invalid to Valid transition on pin **EN** is detected.

# 2.4.5.5 Activating the device after an Event Class A or B

If during operation, an Event Class A occurs, the device enters the OPM3 (or OPM5). Bit field **SSTAT.OPM** is updated accordingly. In order to reactivate the device, an invalid-to-valid transition has to be applied to signal **EN**. It means that a Low-level and then a High level is applied to **EN**. If no Event Class A event is active, the device will enter OPM4 (respectively OPM6).

If during operation, an Event Class B occurs, the device enters the Default Mode OPM1. Bit field **SSTAT.OPM** is updated accordingly. In order to reactivate the device, the steps defined in **Chapter 2.4.5.4** need to be performed.

# **2.4.5.6** Debug Mode

The **DEBUG** pin gives the possibility to operate the device in the so-called Debug Mode. The goal of the Debug Mode is to operate the device without SPI interface. This mode should be used for development purpose only and is not intended to be used in final applications.

At  $V_{CC2}$  power-on, the level at pin **DEBUG** is latched. In case a High level is detected, the device enters the Debug Mode. Bit **SSTAT.DBG** is then set.

In Debug Mode, the regular operation of the internal state machine is modified, so that the device can only enter OPM3 or OPM4. As a result Modes OPM0, OPM1, OPM2, OPM5 and OPM6 are completely bypassed. In case of a Reset event, the device goes to OPM3 (instead of OPM0). Besides, in Debug Mode, events leading normally to an Event Class B are replaced an Event Class A, resulting in the activation of signal NFLTA. Event Class B are therefore not generated by the device in Debug Mode (and signal NFLTB shall not be used).

It should be noted that the configuration of the device in Debug Mode corresponds to the default settings and can not be changed (refer to the register reset values to get the default configuration).

In Debug Mode, the operation of the device is otherwise similar to regular operation. It means in particular that the signal **EN** has to be managed properly: when the device is in OPM3, a Low to High level transition has to be applied to the device in order to enter OPM4 (Active Mode).

Note: Once it has been latched at power-on, the level on the pin DEBUG has no impact on the device until the next power-on event on the secondary side.



## **Functional Description**

## 2.4.6 Driver Functionality

The structure of the output stage and its associated external booster of the device is depicted Figure 12:




Figure 12 Output Stage Diagram of Principle

Note: AMCLP usage is recommended at unipolar supply.

Note: For usage without EiceDRIVER Boost Infineon takes no responsibilities for any cross currents.

### 2.4.6.1 **Overview**

Two turn-off behaviors are supported by the device, depending on the event causing the turn-off action.

- · Regular Turn-Off.
- · Safe Turn-Off.

A Safe Turn-Off sequence uses the timing and plateau level parameters defined in register **SSTTOF**. It is triggered by a DESAT or an OCP event only. A turn-off sequence which is not "Safe" is then "Regular". A Regular Turn-Off sequence uses the timing defined in register **SRTTOF**.

## Two Level Turn-Off (TTOFF)

Because a hard turn-off may generate a critical overvoltage on the IGBT leading eventually to its destruction, the 1EDI2004AS supports the Two Level Turn-Off functionality (TTOFF). The TTOFF function consists in switching the IGBT off in three steps in such a way that:

- 1. The IGBT gate voltage is first decreased with a reduced slew rate until a specific (and programmable) voltage is reached by the **TOFF** signal.
- 2. **TOFF** (and **TON**) voltage is stabilized at this level. The IGBT Gate voltage forms thus a plateau.
- 3. Finally, the switch-off sequence is resumed using hard commutation.



## **Functional Description**

The TTOFF delays and plateau voltage are fully programmable using the corresponding SPI commands. Too small delays will not be visible as plateau on the output signal, but may change the slew rate from  $V_{\rm CC2}$  to plateau. For a Regular Turn-Off sequence, the TTOFF delay is defined by bit field **SRTTOF.RTVAL**. Setting this field to  $00_{\rm H}$  completely disables the TTOFF function for all Regular Turn-Off sequences (but this has no effect on Safe Turn-Off sequences). The plateau level is defined by **SRTTOF.GPR**. If this function is to be activated, a sufficient value for the delay time has to be programmed.

For a Safe Turn-Off sequence, the TTOFF delay is defined by bit field **SSTTOF.STVAL**. Setting this field to  $00_H$  completely disables the TTOFF function for all Safe Turn-Off sequences (but this has no effect on Regular Turn-Off sequences). If this function is to be activated, a sufficient value for the delay time has to be programmed. The plateau level is defined by **SSTTOF.GPS**.

The timing of a Safe Turn-Off event is in the clock domain of the main secondary oscillator (OSC2). The timing of a Regular Turn-Off event is in the clock domain of the Start-Stop Oscillator (SSOSC2), leading to high accuracy and low PWM distortion

When using the TTOFF function (with a non-zero delay), the PWM command is received on pin **INP** is delayed by the programmed delay time (**Figure 13**).

For pulses larger than the TTOFF delay ( $t_{PULSE} > t_{TTOFF} + t_{AMCDel} + 1/2$  SSOSC cycles), the output pulse width is kept identical to the input pulse width.

For smaller pulses ( $t_{PULSE} < t_{TTOFF} + t_{AMCDel} + 1/2$  SSOSC cycles), the output pulse is identical to the programmed delay. The minimum pulse width delivered by the device to the IGBT is therefore the programmed delay time extended by two SSOSC cycles.

The device allows for external booster voltage compensation at the IGBT gate. When bit **SCFG.VBEC** is cleared, the voltage at **TOFF** at the plateau corresponds to the programmed value. When bit **SCFG.VBEC** is set, an additional  $V_{BE}$  (base emitter junction voltage of an internal pn diode) is substracted from the programmed voltage at **TOFF** in order to compensate for the  $V_{BE}$  of an external booster.



## **Functional Description**




Figure 13 **TTOFF: Principle of Operation** 

### **Pulse Suppressor**

In order to increase the device's robustness against external disturbances, a pulse suppressor can be enabled by setting bit **SCFG.PSEN**. Register **SRTTOF** shall also programmed with a value higher than 2<sub>H</sub>. When a PWM turn-on sequence occurs, the activation of the output stage is delayed by the programmed TTOFF number of cycles, as for a normal TTOFF sequence. However, the PWM command received by the secondary chip signal is internally sampled at every SSOSC cycle before the actual turn-on command is executed by the output stage. If at least one of the sampling point does not detect a high level, the turn-on sequence is aborted and the device is not switched on.

In case a valid PWM ON command is detected by the secondary side after the decision point the previous sequence has been aborted, a new turn-on sequence is initiated.

One of the consequence of activating the pulse suppressor is that all PWM pulses shorter than the programmed TTOFF plateau time are filtered out (Figure 14).



## **Functional Description**

Note: The Pulse Suppressor only acts on turn-on pulses, not on turn-off pulses.




Figure 14 TTOFF: pulse suppressor aborting a turn-on sequence

# infineon

## **Functional Description**

## 2.4.6.2 Switching Sequence Description

**Figure 15** shows an idealized switching sequence. When a valid turn-on command is detected, a certain propagation time  $t_{PDON}$  is needed by the logic to transfer the PWM command to the secondary side. At this point the TTOFF delay time  $t_{TTOFF}$  defined by bit field **SRTTOF.RTVAL** is added before the turn-on command is executed. Signal **TON** is then activated, while signal **TOFF** is deactivated.

When a valid turn-off command is detected, a certain propagation time  $t_{DOFF}$  is needed by the command to be processed by the logic on the secondary side. This propagation time depends on the event having generated the turn-off action (non exhaustive list):

- In case of a PWM turn-off command at pin INP, t<sub>DOFF</sub>=t<sub>PDOFF</sub>.
- In case of a DESAT Event, t<sub>DOFF</sub>=t<sub>OFFDESAT2</sub>.
- In case of an OCP event, t<sub>DOFF</sub>=t<sub>OFFOCP2</sub>.
- In case of an Event Class A on the primary side: t<sub>DOFF</sub>=t<sub>OFFCLA</sub>.
- In case of an Event Class B on the secondary side: t<sub>DOFF</sub>=t<sub>OFFCLB2</sub>.

Note: The timing  $t_{DOFF}$  doesn't consider the SCFG.AMCLD setting (Figure 16). The regular turn-on/off processing will be delayed by the SCFG.AMCLD value if setting is > 0 (refer to Table 59).

When the turn-off command is processed by the logic, signal **DACLP** is deactivated (i.e. active clamping is enabled). Signal **TON** and **TOFF** are decreased with the slew rate  $t_{SLEW}$  fixed by hardware. Once the voltage at pin **TOFF** has reached the value defined by bit field **SRTTOF.GPR**(or **SSTTOF.GPS** in the case of a safe turn-off), the turn-off sequence is interrupted. Time  $t_{TTOFF}$  is defined as the moment when the device starts turning off signal **TOFF**, and the moment where the turn-off sequence is resumed. Depending on the event that triggered the turn-off sequence,  $t_{TTOFF}$  is given by either bit field **SRTTOF.RTVAL** or **SSTTOF.STVAL**. Once the TTOFF time has elapsed, a hard commutation takes place, and signals **TON** and **TOFF** are driven to  $V_{FF2}$ .

Note: Once a turn-off sequence is started, it is completed to the end with the same delay parameters.

At the moment when the hard commutation takes place, signal **DACLP** remains deactivated for time  $t_{ACL}$  defined by bit field **SACLT.AT**. When this time is elapsed, signal **DACLP** is reactivated (i.e. active clamping is disabled).

In case **SACLT.AT** is set to  $0_H$ , **DACLP** is constantly activated (constant High level). In case **SACLT.AT** is set to FF<sub>H</sub>, **DACLP** is constantly at Low level.



## **Functional Description**




Figure 15 Idealized Switching Sequence (Regular Turn-Off)



## **Functional Description**

## 2.4.6.3 Active Miller Clamping Transistor Clamping

The device can be configured to generate via pin **AMCLP** a control signal for an external Miller clamp transistor.

During turn-off, when the gate signal reaches a voltage below V<sub>GATE1L</sub>, **AMCLP** goes high.

At turn-on, in order to avoid the risk of cross-current in the output stage of the device, a delay can be generated in order to delay the PWM control signal (**Figure 16**). The delay is configured via bit field **SCFG.AMCLD**.




Figure 16 AMCLP operation



## **Functional Description**

## 2.4.6.4 Disabling the output stage

The output stage of the device can be disabled, i.e. tristated by applying a High Level at pin OSD.

The current state of the output stage is indicated by bit **SSTAT.HZ**. If the bit is cleared, the output stage operates normally and issues a High or a Low level. If it is set, signals **TON** and **TOFF** are tristated.

When bit **SSTAT.HZ** is set, sticky bit **SER.OSTER** is set.

### **OSD Signal**

The input signal **OSD** is used as a control signal in order to tristate the output stage of the device. A Low level at pin **OSD** corresponds to the normal operation of the device. When signal **OSD** is at High level, the output stage is tristated and the **AMCLP** signal is asserted to low.

Attention: During OSD active the DESAT function is not enabled.

Note: DACLP pin is not affected by OSD switching.

The level read by the device at pin **OSD** is given by bit **SSTAT2.OSDL**.

The OSD function is interlocked with the passive clamping function, described in **Chapter 2.4.6.5**. In that way if a voltage drop occur during OSD active, OSD will work until voltage is too small (passive clamping takes over) and repeat working after voltage is high enough again.

## 2.4.6.5 Passive Clamping

When the secondary chip is not supplied, signals **TOFF**, **TON** and **GATE** are clamped to  $V_{EE2}$ . See **Chapter 5.5.4** for the electrical capability of this feature.



## **Functional Description**

## 2.4.7 Fault Notifications

The device provides two kinds of fault notification mechanisms:

- Pins NFLTA, NFLTB and NRST/RDY allow for fast error notification to the main microcontroller. All signals
  are active low.
- Error bits can be read by SPI.

The activation of signal **NRST/RDY** is associated with Reset Events (see **Chapter 2.4.10**). The activation of signal **NFLTA** is associated with Class A Events. The activation of signal **NFLTB** is associated with Class B Events. In general the activation of signal **NFLTA** or **NFLTB** is linked to a state transition of the state machine.

#### **Notification of Event Class A**

Events Class A are defined in **Chapter 2.4.5.2.1**.

In case of a DESAT event (generating an Event Class A) is detected by the secondary side of the device, bit **SSTAT.FLTAS** is set for the duration of the failure condition. Due to the transient nature of the DESAT conditions, it might not be possible to observe a change of the state of bits **SSTAT.FLTAS** 

Bit **SSTAT.FLTAS** is mirrored automatically to bit **PSTAT2.FLTAP**.

The general rule related to **NFLTA** activation is an Event Class A occurs that leads to a state transition (from OPM4 to OPM3 or OPM6 to OPM5), signal **NFLTA** is activated. In case an Event Class A occurs that does not lead to a state transition, **NFLTA** is not activated (exception: tristate events). However, the corresponding error bit in register **PER** or **SER** is set.

#### **Notification of Event Class B**

Events Class B are defined in Chapter 2.4.5.2.1.

In case an Event Class B is detected by the secondary side of the device, bit **SSTAT.FLTBS** is set for the duration of the failure condition. In case of transient events, it might not be possible to observe a change of the state of bits **SSTAT.FLTBS** 

Bit **SSTAT.FLTBS** is mirrored automatically to bit **PSTAT2.FLTBP**.

If an Event Class B occurs that leads to a state transition (to OPM1), signal **NFLTB** is activated. In case an Event Class B occurs that does not lead to a state transition, **NFLTB** is not activated. However, the corresponding error bit in register **PER** or **SER** is set.

The level issued by the device on pins **NFLTA** and **NFLTB** is given by bits **PSTAT2.FLTA** and **PSTAT2.FLTB**. The levels read by the device at those pins is given by bits **PPIN.NFLTAL** and **PPIN.NFLTBL**.

### **Clearing Fault Notifications**

Table 12 describes how failure notifications are cleared:

#### **Table 12** Failure Notification Clearing

	NFLTA / B signals	<b>Primary Sticky Bits</b>	Secondary Sticky Bits
PCTRL.CLRP set	De-assertion <sup>1)</sup>	Cleared	-
PCTRL.CLRS set 2)	-	-	Cleared
EN Invalid to Valid transition	De-assertion 3)	-	-

- 1) Depending of the configuration of bits PCFG.CLFAM and PCFG.CLFBM, the action may not be executed in case an error condition is being detected.
- 2) If the device is in OPM1, setting bit SCTRL.CLRS leads to a transition to OPM0
- 3) Only in OPM3 and OPM5. In other Operating Modes, no de-assertion is done.



## **Functional Description**

A CLRP command (i.e. setting bit **PCTRL.CLRP**) clears all sticky bits on the primary side. A CLRS command (i.e. setting bit **PCTRL.CLRS**) clears all sticky bits on the secondary side.

Signals **NFLTA** and **NFLTB** are de-asserted with an invalid to valid transition of signal **EN** (in OPM3 or OPM5 only). Besides, they can be de-asserted by a CLRP command, depending on the device' status.

In case bit **PCFG.CLFAM** is cleared, a CLRP command always deassert **NFLTA**. In case bit **PCFG.CLFAM** is set, a CLRP command does not deassert **NFLTA** in the following cases:

- PSTAT2.FLTAP is set
- OR
- PSTAT2.ENVAL is cleared

In case bit PCFG.CLFBM is cleared, a CLRP command always deassert **NFLTB**. In case bit **PCFG.CLFBM** is set, a CLRP command does not deassert **NFLTB** in the following cases:

- **PSTAT2.FLTBP** is set.
- OR
- bit PSTAT.SRDY is cleared

## 2.4.8 EN Signal Pin

The **EN** signal allows the logic on the primary side to have a direct control on the state of the device. A valid signal has to be provided on this pin. A valid to invalid transition of the signal on pin **EN** generates an Event Class A.

Pin **EN** should be driven actively by the external circuit. In case this pin is floating, an internal weak pull-down resistor ensures that the signal is low.

Note:

It should be noted that even if the signal at pin EN is valid, the device can still be in disabled state. This may happen for example if another error is being detected

A valid **EN** signal is defined as a digital High level. When **EN** is at Low level, the signal is considered as not valid and the device is in Disabled State. In case of a High-to-Low transition, an Event Class A is generated.

An Invalid to Valid transition of signal **EN** deactivates signals **NFLTA** and **NFLTB** (when the device is in OPM3 or OPM5 only).

The levels read by the device at pin **EN** is given by bits **PPIN.ENL**. The validity status of **EN** signal is given by bit **PSTAT2.ENVAL**.



## **Functional Description**

## 2.4.9 Internal Supervision

The Internal Supervision functionality is summarized in **Table 13**:

Table 13 System Supervision Overview

Parameter	Short Description
Function	Monitoring of the key internal functions of the chip.
Periodicity	Continuous.
Action in case of failure event	See below
Programmability	No.
In-System Testability	No.

The primary and secondary chips are equipped with internal verification mechanisms ensuring that the key functions of the device are operating correctly. The internal blocks which are supervised are listed below:

- Lifesign watchdog: mutual verification of the response of both chips (both primary and secondary).
- Oscillators (both primary and secondary, including open / short detection on signals IREF1 and IREF2).
- Memory error (both primary and secondary).

## 2.4.9.1 Lifesign watchdog

The primary and the secondary chips monitor each other by the mean of a lifesign signal. The periodicity of the lifesign is typically  $t_{LS}$ . Each chip expects a lifesign from its counterpart within a given time window. In case a lifesign error is detected by a chip, a reset event is generated on both sides (lead to OPM0) as well as NFLTB pin is set. Dueto communication loss on both sides both bits **PER.CER1** and **SER.CER2** are set.

Note:

Bits PER.CER1 and SER.CER2 indicate a loss of communication event. The current status of the internal communication is indicated by bit PSTAT.SRDY.

## 2.4.9.2 Oscillator Monitoring

The main oscillators on the primary and on the secondary side are monitored continuously. Two distinct mechanisms are used for this purpose:

- Lifesign Watchdog allows to detect significant deviations from the nominal frequency (both primary and secondary, see above).
- Open / short detection on pin IREF1.
- Open detection on pin IREF2.

In case a failure is detected on pin IREF1, the primary chip is kept in reset state for the duration of the failure and signal NRST/RDY is asserted, This leads to the detection of a lifesign error by the secondary chip, generating thus a reset event.

In case a failure is detected on pin **IREF2**, an Emergency (regular) Turn-Off sequence is initiated. The secondary chip is kept in reset state for the duration of the failure. This leads to the detection of a lifesign error by the primary chip, generating thus a reset event.

# infineon

## **Functional Description**

## 2.4.9.3 Memory Supervision

The configuration parameters of the device, stored in the registers, are protected with a parity bit protection mechanism. Both primary and secondary chips are protected (refer to **Chapter 4**).

In case a failure is detected on the primary chip, it is kept in reset state, and both signal **NRST/RDY** and **NFLTB** are asserted. The secondary side initiates an Emergency (Regular) Turn-Off sequence.

In case a memory failure is detected by the secondary chip, an Emergency (Regular) Turn-Off sequence is initiated. The secondary chip is kept in reset state for the duration of the failure. This leads to the detection of a lifesign error by the primary chip.

## 2.4.9.4 Hardware Failure Behavior

The internal supervision functions can detect several failures which could lead to primary or secondary chip hold on (stay in reset). Failures which can be detected are mentioned in the table below. The supervision functions described in the chapters before will lead to this behavior.

**Table 14** Failure Events Summary

Failure Event	Primary	Secondary	Notification (primary)	Notification (secondary)
OSC1 not starting at power-up	Stay in Reset	Idle	<ul> <li>NRST/RDY Low.</li> <li>NFLTB activated.</li> <li>No SPI communication possible.</li> </ul>	<ul> <li>Output Stage issues a PWM OFF command.</li> <li>OSD pin functionality operational.</li> </ul>
IREF1 shorted to ground or open	Reset	Soft Reset	<ul> <li>NRST/RDY Low.</li> <li>NFLTB activated.</li> <li>Frequency of OSC1 is out of range (may lead to SPI communication problems).</li> </ul>	<ul> <li>Bit SER.CER2 set (in case of lifesign lost).</li> <li>Output Stage issues a PWM OFF command.</li> <li>OSD pin functionality operational.</li> </ul>
Memory Error on Primary	Detected Hardware Fail causes PWM off	Soft Reset or regular off	<ul> <li>NRST/RDY Low (stays forever).</li> <li>NFLTB activated.</li> </ul>	<ul> <li>Bit SER.CER2 set (in case of lifesign lost).</li> <li>Output Stage issues a PWM OFF command.</li> <li>OSD pin functionality operational.</li> </ul>
OSC2 not starting at power-up	Normal Operation	Stay in Reset	<ul> <li>NFLTB activated, bit PER.CER1 is set.</li> <li>Bit PSTAT.SRDY stay 0.</li> </ul>	<ul> <li>Output Stage issues a PWM OFF command.</li> <li>OSD pin functionality operational.</li> </ul>
OSC2 misfunction during operation	Detected Lifesign loss causes PWM off	Soft Reset or regular off	<ul> <li>NFLTB activated, bit PER.CER1 is set</li> <li>Bit PSTAT.SRDY cleared for the duration of the failure.</li> </ul>	<ul> <li>Output Stage issues a PWM OFF command.</li> <li>OSD pin functionality operational.</li> </ul>



## **Functional Description**

**Table 14** Failure Events Summary

Failure Event	Primary	Secondary	Notification (primary)	Notification (secondary)
IREF2 open	Normal Operation	Stay in Reset	<ul> <li>NFLTB activated, bit PER.CER1 is set.</li> <li>Bit PSTAT.SRDY cleared.</li> </ul>	<ul> <li>Signal NUV2 at Low level (if V<sub>CC2</sub> &lt; V<sub>UVLO2</sub>).</li> <li>Output Stage issues a PWM OFF command.</li> <li>OSD pin functionality operational for: V<sub>CC2</sub> &gt; V<sub>RST2</sub>.</li> </ul>
VREG shorted to ground	Normal Operation	Stay in Reset	<ul> <li>NFLTB activated, bit PER.CER1 is set.</li> <li>Bit PSTAT.SRDY cleared.</li> </ul>	• Signal <b>NUV2</b> at Low level (if V <sub>CC2</sub> <v<sub>UVLO2).</v<sub>
Memory Error on Secondary	Normal Operation	Detected hardware fail causes permanent reset	<ul> <li>NFLTB activated, bit PER.CER1 is set.</li> <li>Bit PSTAT.SRDY cleared.</li> </ul>	<ul> <li>Output Stage issues a PWM OFF command.</li> <li>OSD pin functionality operational.</li> </ul>
Noise on IREF1	Reset	Soft Reset	<ul> <li>NRST/RDY Low.</li> <li>NFLTB activated.</li> <li>Frequency of OSC1 is out of range (may lead to SPI communication problems).</li> </ul>	
Noise on IREF2/VREG	Normal Operation	Soft Reset	<ul> <li>NFLTB activated, bit PER.CER1 is set.</li> <li>Bit PSTAT.SRDY cleared.</li> </ul>	<ul> <li>Signal NUV2 at Low level (if V<sub>CC2</sub> <v<sub>UVLO2).</v<sub></li> </ul>

## 2.4.10 Reset Events

A reset event sets the device and its internal logic in the default configuration. All user-defined settings are overwritten with the default values. The list of reset events and their effect is summarized in **Table 15**.

Note: As already shown in Figure 11 all reset events will result in an operation mode change. The entered mode will be OPM0.

# infineon

## **Functional Description**

**Table 15** Reset Events Summary

Reset Event	Primary	Secondary	Notification	Notification
			(primary)	(secondary)
NRST/RDY Input signal active (driven externally)	Reset	Soft Reset	<ul> <li>NRST/RDY Low (during event).</li> <li>Bit PER.RSTE1 and PER.RST1 set.</li> <li>Bit PER.CER1 is not set.</li> </ul>	<ul> <li>Bit SER.CER2 set (in case of lifesign lost).</li> <li>Output Stage issues a PWM OFF command.</li> <li>OSD pin functionality</li> </ul>
			NFLTB activated at the end of the reset event.	operational.
UVLO1 Event	Reset	Soft Reset	<ul> <li>NRST/RDY Low (driven by device during event).</li> </ul>	Bit SER.CER2 set (in case of lifesign lost).
			• Bit <b>PER.RST1</b> set (once V <sub>CC1</sub> valid again).	Output Stage issues a     PWM OFF command.
			<ul> <li>Bit PER.CER1 is not set.</li> <li>NFLTB activated at the end of the reset event.</li> </ul>	OSD pin functionality operational.
V <sub>CC2</sub> Reset Event (communication	-	Hard Reset	NFLTB activated, bit PER.CER1 is set.	• Signal <b>NUV2</b> at Low level (if V <sub>CC2</sub> <v<sub>UVLO2).</v<sub>
loss due to voltage breakdown on			• Bit <b>PSTAT.SRDY</b> cleared for the duration of the	• Bit <b>SER.RST2</b> (once V <sub>CC2</sub> valid again).
$V_{CC2}; V_{CC2} < V_{RST2})$			failure.	Output Stage issues a     PWM OFF command.
				<ul> <li>OSD pin functionality operational for: V<sub>CC2</sub> &gt; V<sub>RST2</sub>.</li> </ul>

Note: Reset's can also happen due to failures, therefore please check the **Table 14 "Failure Events Summary" on Page 48** as well.

Note: If undervoltage event occur on VCC2, OSD will work until voltage is too less, than automatically passive clamping will take over. When voltage rising again it behave other way around, but never both functions operate in parallel.

All reset events set the device in Mode OPM0. In a soft reset, the logic works further, but the registers use the default values.

In case of a reset condition on the primary side, the behavior of the pin of the device is defined in **Table 16**.

Table 16 Pin behavior (primary side) in case of reset condition

Pin	Output Level	Comments
SDO	Low	
NFLTB	Low	
NFLTA	High	
NRST/RDY	Low (GND1)	



## **Functional Description**

In case of a hard reset condition on the secondary side, the behavior of the pin of the device is defined in **Table 17**.

Table 17 Pin behavior (secondary side) in case of reset condition

Pin	<b>Output Level</b>	Comments
TON	Low (V <sub>EE2</sub> )	Passive Clamping
TOFF	Low (V <sub>EE2</sub> )	Passive Clamping
DESAT	Low (GND2)	Clamped.
GATE	Low (V <sub>EE2</sub> )	Passive Clamping
DACLP	High (V <sub>REG2</sub> )	Active clamping disabled by default.
NUV2	Low (GND2)	
AMCLP	High (V <sub>REG2</sub> )	Miller Clamping enabled by default.
VREG	V <sub>REG2</sub> typ.	if V <sub>CC2</sub> > 6V typ. 1)

<sup>1)</sup> For more information see **Table 55**.

## 2.4.11 Operation in Configuration Mode

This section describes the mechanisms to configure the device.

## 2.4.11.1 Static Configuration Parameters

Static parameters can be configured when the device is in Mode OPM2 by writing the appropriate register.

Once Mode OPM2 is left with the SPI Command EXIT\_CMODE, the configuration parameters are frozen on both primary and secondary chips. This means in particular that write accesses to the corresponding registers are invalidated. This prevents static configurations to be modified during runtime. Besides, the configuration parameters on the primary and secondary side are protected with a memory protection mechanism. In case the values are not consistent, a Reset Event and / or an Event Class B is generated.

## 2.4.11.1.1 Configuration of the SPI Parity Check

The SPI interface supports by default an odd parity check. The Parity Check mechanism (active at the reception of an SPI word) can be disabled by setting bit **PCFG.PAREN** to  $0_B$ . Setting bit **PAREN** to  $1_B$  enables the Parity Check.

Parity Bit Generation for the transmitter can not be disabled.

## 2.4.11.1.2 Configuration of the V<sub>BE</sub> Compensation

The  $V_{BE}$  compensation of signal **TON** and **TOFF** can be activated or deactivated by writing bit **SCFG.VBEC**. See **Chapter 2.4.6** for more details.



## **Functional Description**

# 2.4.11.1.3 Clamping of DESAT pin

By setting bit **SCFG.DSTCEN**, the DESAT signal is clamped to V<sub>GND2</sub> while the output stage of the device issues a PWM OFF command and during blanking time periods (incuding safe turn-off sequences). By clearing bit **SCFG.DSTCEN**, the DESAT clamping is only activated during blanking time periods (including safe turn-off sequences).

## 2.4.11.1.4 Activation of the Pulse Suppressor

The pulse suppressor function associated with the TTOFF function can be activated by setting bit **SCFG.PSEN**. When activated, **SRTTOF.RTVAL** shall be programmed with a minimum value (see **Page 110**).

## 2.4.11.1.5 Configuration of the Verification Mode Time Out Duration

The duration of the time out in verification mode is selectable via bit SCFG.TOSEN.

## 2.4.11.1.6 Configuration of the TTOFF Delays

The TTOFF delays for Regular and Safe Turn-Off sequences can be programmed separately by writing registers **SRTTOF** or **SSTTOF**. The delay for Regular Turn-Off can also be configured using the Timing Calibration Feature.

Programming  $0_H$  as a delay value disables the TTOFF for the concerned Turn-Off Sequence. Hard turn-off are performed instead. In case the TTOFF function is wished, a minimum value for the delay has to be programmed (see Page 110 and Page 112).

When safe two level turn-off is used (non zero delay) in normal operating mode (OPM4), the programmed safe turn-off delay value shall be higher than the programmed regular two level turn off delay.

# 2.4.11.1.7 Configuration of the TTOFF Plateau Level

The plateau level for safe two level turn off sequences can be programmed with bit fields **SRTTOF.GPR** and **SSTTOF.GPS**. The plateau level value for safe turn-off sequences shall be lower than the one selected for regular turn-off sequences.

## 2.4.11.1.8 Configuration of the DESAT Blanking Time

The blanking time for the DESAT protection can be configured by writing bit field **SDESATO.DSATBT** and / or **SDESAT1.DSATBT**. In case this function is used, a minimum value for the delay has to be programmed (see **Page 108**).

Note: The programmed OCP blanking time shall be smaller than the programmed DESAT blanking time.



## **Functional Description**

## 2.4.11.1.9 Configuration of the OCP Blanking Time

The blanking time for the OCP protection can be configured by writing bit field **SOCP.OCPBT**. Programming  $0_H$  deactivates the blanking time feature which leads to an immediate reaction on OCP. The programmed blanking time shall not exceed a maximum value (see **Page 109**).

Note: The programmed OCP blanking time shall be smaller than the programmed DESAT blanking time.

## 2.4.11.1.10 Configuration of DACLP Activation Time

The DACLP activation time after hard commutation can be programmed by writing bit field SACLT.AT. In case value  $0_H$  is programmed, the device delivers at DACLP a constant High level. In case an activation time is required, a minimum value for the delay has to be programmed (see Page 114). In case value FF<sub>H</sub> is programmed, the device delivers a constant Low level at DACLP. If the time programmed in SACLT.AT is longer then the pause to the next pulse on TON the signal will not be canceled, but triggered again that the timer is starting again.

## 2.4.11.2 Delay Calibration

In order to compensate for timing errors due to part-to-part variations, a dedicated Timing Calibration Feature (TCF) has been implemented. The TCF works in such a way that the PWM input signal is used to start and stop a counter clocked by the Start-Stop Oscillator of the Output Stage. As a result, the following delays and timing can be configured that way:

• TTOFF delay for Regular Turn-Off.

The TCF allows to compensate for part to part variations of the frequency of the Start-Stop oscillator. This results in better accuracy for application critical timing. Device specific variations, e.g. temperature related, are not compensated though.

The TCF can be activated or deactivated in Configuration Mode by writing bit field **SSCR.VFS2**. The device shall then be set in OPM6 and the PWM signal applied. Details about the TCF operation are given in **Chapter 3.5.9**.

# infineon

## **Protection and Diagnostics**

# 3 Protection and Diagnostics

This section can describes the safety relevant functions implemented in the 1EDI2004AS.

## 3.1 Supervision Overview

The 1EDI2004AS driver provides extended supervision functions, in order to achieve ASIL requirements on system level. **Table 18** gives an overview of the implemented functions.

**Table 18 Safety Related Functions** 

Protection Feature	Description	Cate- gory	Comments
DESAT	Monitoring of the collector-emitter voltage of the IGBT in ON state.		See Chapter 3.2.1
OCP	Monitoring of the current on the IGBT's auxiliary emitter path.	А	See Chapter 3.2.2
External Enable	Fast deactivation via an external Enable signal on the primary.	Α	See Chapter 3.2.3
Power Supply Monitoring	Under Voltage Lock-Out function on $V_{CC1}$ , $V_{CC2 \text{ and } VEE2}$ ; Over Voltage Lock-Out on $V_{EE2}$ and $V_{CC2}$ .	В	See Chapter 3.3.1
STP	Shoot Through Protection.	С	See Chapter 3.4.1
Gate Monitoring	Monitoring of the <b>GATE</b> voltage	С	See Chapter 3.4.2
SPI Error Detection	SPI Error Detection.	С	See Chapter 3.4.3
Active Short Circuit Support	V <sub>CC2</sub> not valid error notification	С	See Chapter 3.4.4
DESAT Time Out	Desat Blanking Time Selection timeout.	С	See Chapter 3.2.1
OVLO2 Mode Timeout	OVLO2 Mode timeout.		See Chapter 3.3.1
WTO	Weak Turn-On Functionality	D	See Chapter 3.5.2
<b>DESAT</b> Supervision	Supervision of the DESAT function during application life time.	D	See Chapter 3.5.3, Chapter 3.5.4 and Chapter 3.5.5
OCP Supervision	Supervision of the OCP function during application life time.	C & D	See Chapter 3.5.6, Chapter 3.5.7 and Chapter 3.2.2
Power Supply Monitoring Supervision	Supervision of the OVLO / UVLO function during application life time.	D	See Chapter 3.5.8
Internal Clock Supervision	Plausibility check of the frequency of the internal oscillator.	D	See Chapter 3.5.9
TTOFF	Two Level Turn-Off	E	See Chapter 2.4.6
SPI Communication	SPI Communication (using register <b>PRW</b> ).	E	See Chapter 4.1
Overvoltage robustness	Robustness against transient overvoltage on power supply.	E	See Chapter 5.2

From the conceptual point of view, the protection functions can be clustered into five main categories.



## **Protection and Diagnostics**

- Category A corresponds to the functions where the device "decides on its own", after the detection of an Event Class A, to change the state of the output stage and to disable itself. A dedicated action from the user is needed to reactivate the device (fast reactivation).
- Category B corresponds to the functions where the device "decides on its own", after the detection of an Event Class B, to change the state of the output stage and to disable itself. A complete reinitialization from the user is needed to reactivate the device (slow reactivation).
- Category C corresponds to the functions that only issue a notification in case an error is detected.
- Category D are intrusive supervision functions, aimed at being started when the application is not running.
- Category E corresponds to implemented functions or capabilities supported by the device whose use can enhance the overall safety coverage of the application.



## **Protection and Diagnostics**

## 3.2 Protection Functions: Category A

## 3.2.1 Desaturation Protection

The integrated desaturation (DESAT) functionality is summarized in **Table 19**:

**Table 19 DESAT Protection Overview** 

Parameter	Short Description	
Function	Monitoring of the V <sub>CE</sub> voltage of the IGBT.	
Periodicity	Continuous while device issues a PWM ON command.	
Action in case of failure event	1. Emergency (Safe) Turn-off Sequence.	
	2. Error Flag <b>SER.DESATER</b> is set.	
	3. Assertion of signal <b>NFLTA</b> .	
Programmability	Yes (blanking time).	
In-System Testability	Yes (see also Chapter 3.5.3 and Chapter 3.5.4).	

The DESAT function aims at protecting the IGBT in case of short circuit. The voltage drop  $V_{CE}$  over the IGBT is monitored via the **DESAT** pin while the device issues a PWM ON command. The voltage at pin **DESAT** is externally filtered by an external RC filter, and decoupled by an external diode (see **Figure 17**). The DESAT voltage is compared to an internal reference voltage. The result of this comparison is available by reading bit **SSTAT2.DSATC**.




Figure 17 DESAT Function: Diagram of Principle

At the beginning of a turn-on sequence, the voltage at pin **DESAT** is forced to Low level for the duration the blanking time defined by register **SDESATO** (or **SDESAT1**, see below). Once the blanking time has elapsed, the voltage at pin **DESAT** is released and is compared to an internal reference voltage. Depending on the value of the decoupling capacitance, an additional "analog" blanking time will be added corresponding to the charging of the capacitance through the internal pull-up resistance (**Figure 18**).



## **Protection and Diagnostics**

In case the measured voltage is higher than the internal threshold, an Emergency (Safe) Turn-Off sequence is initiated, bit **SER.DESATER** is set and a fault notification is issued on pin **NFLTA** (in case of an OPM transition the state machine - see **Chapter 2.4.7**).

The DESAT function is not active while the output stage is in PWM OFF state.

The blanking time needs to be chosen carefully, since the DESAT protection may be *de facto* inhibited if the PWM ON-time is too short compared to the chosen blanking time.

At turn-off, the DESAT signal is pulled down for the duration of the TTOFF plateau time, and extended by the blanking time (only if less than 0x40 is configured) once the hard turn off sequence is initiated.




Figure 18 DESAT Operation

Note: In case the **DESAT** pin is open, the pull-up resistance ensures that a DESAT event is generated at the next PWM turn-on command.

## **DESAT Clamping during turn-off**

The internal pull-up resistance may lead to the unwanted charging of the DC-link capacitance via the DESAT pin. In order to overcome this, the DESAT function needs to be activated by setting bit **SCFG.DSTCEN**. When this bit is set, pin **DESAT** is internally clamped to GND2 when a PWM off command is issued by the device.



## **Protection and Diagnostics**




Figure 19 DESAT Operation with DESAT clamping enabled

Note: AMCLD delay is not in use for DESAT or OCP events.

### **DESAT blanking time selection**

The blanking time of the DESAT function can be switched in run time between two values, defined by registers **SDESAT0** and **SDESAT1**. The active register is shown by secondary bit **SCTRL.DTSELS**, and by its mirrored promary bit **PSTAT.DTSELP**.

The selection of the active register is done by writing bits **PCTRL.DTSP** and **PCTRL.DTRP**. Those bits are mirrored to respectively **SCTRL.DTSS** and **SCTRL.DTRS**.

SCTRL.DTSELS is set when both bits SCTRL.DTSS and SCTRL.DTRS are set.

**SCTRL.DTSELS** is cleared when bit **SCTRL.DTSS** is cleared OR when a DESAT watchdog timeout occurs.

When a transition from  $0_B$  to  $1_B$  occurs at bit **SCTRL.DTSELS**, an internal timer is reset and starts incrementing. The timer counts as long as bit **SCTRL.DTSELS** remains set. The timer is reset at the transition from  $0_B$  to  $1_B$  of bit **SCTRL.DTRS**. In case the timer is not refreshed before overflowing leading to timeout, bit **SCTRL.DTSELS** is cleared automatically (i.e. **SDESAT0** is active) and error bit **SER.DBTO** is set.

## 3.2.2 Overcurrent Protection

The integrated Over Current Protection (OCP) functionality is summarized in **Table 20**:

Table 20 OCP Function Overview

Parameter	Short Description	
Function	Monitoring of the voltage drop over an external resistor located on the auxiliary emitter path of the IGBT.	
Periodicity	Continuous while device issues a PWM ON command.	
Action in case of failure event	1. Emergency (Safe) Turn-off Sequence.	
	2. Error Flag <b>SER.OCPER</b> is set.	
	3. Assertion of signal NFLTA.	



## **Protection and Diagnostics**

**Table 20** OCP Function Overview (cont'd)

Parameter	Short Description
Programmability	No
In-System Testability	Yes (see Chapter 3.5.6).

The integrated Over Current Protection (OCP) function aims at protecting the IGBT in case of overcurrent and short-circuit conditions. The voltage drop over a sense resistor located on the auxiliary emitter path of the IGBT is monitored via the **OCP** while the device issues a PWM ON command. The voltage at pin **OCP** is externally filtered by an (optional) RC filter and compared (using internal voltage comparator) to the internal reference threshold V<sub>OCPD1</sub>(see **Figure 20**). The result of the comparison is available by reading bit **SSTAT2.OCPC1**.

Note: Bit **SSTAT2.OCPC1** blanked by the selected blanking time.

At the beginning of a turn-on sequence, the internal evaluation of the voltage at pin **OCP** is inhibited for the duration the blanking time defined by register **SOCP**. Once the blanking time has elapsed, the voltage at pin **OCP** is compared to an internal reference voltage.

In case the measured voltage at pin **OCP** is higher than the internal threshold V<sub>OCPD1</sub>, an Emergency (Safe) Turn-off sequence is initiated, bit **SER.OCPER** is set and a fault notification is issued on pin **NFLTA** (in case of an OPM transition the state machine - see **Chapter 2.4.7**). The OCP function is not active while the output stage is in PWM OFF state.




Figure 20 OCP Function: Principle of Operation

#### **Notes**

- 1. If TLTOFF times are used, these times should be taken into consideration for the blanking time to reach valid voltage levels.
- 2. AMCLD delay is not in use for safe-off triggered by DESAT or OCP events.
- 3. In case the OCP pin is open, the pull-up resistance ensures that an OCP event is generated.
- 4. Both DESAT and OCP protection mechanisms can be used simultaneously.



## **Protection and Diagnostics**

## 3.2.3 External Enable

The External Enable functionality is summarized in **Table 21**:

Table 21 External Enable Function Overview

Parameter	Short Description	
Function	External Enable.	
Periodicity	Invalid signal on <b>EN</b> pin.	
Action in case of failure event	1. Emergency (Regular) Turn-off Sequence.	
	2. Error Flag <b>PER.ENER</b> is set.	
	3. Assertion of signal NFLTA.	
Programmability	No.	
In-System Testability	Yes.	

The functionality of the signal at pin **EN** is given in **Chapter 2.4.8**. In case of a Valid-to-Invalid signal transition, an error is detected. In this case, an Emergency (Regular) turn-off sequence is initiated, bit **PER.ENER** is set and a fault notification is issued on pin **NFLTA** (in case of an OPM transition the state machine - see **Chapter 2.4.7**). The current validity state of the signal at pin **EN** can be read on bit **PSTAT2.ENVAL**.

This function can be tested by generating an invalid signal on pin **EN** and verifying that the actions done by the device correspond to the expected behavior.



## **Protection and Diagnostics**

## 3.3 Protection Functions: Category B

## 3.3.1 Power Supply Voltage Monitoring

The Power Supply Voltage Monitoring functionality is summarized in **Table 22**:

Table 22 Power Supply Voltage Monitoring Overview

Parameter	Short Description
Function	Monitoring of $V_{CC1}$ , $V_{CC2}$ , $V_{EE2}$ .
Periodicity	Continuous.
Action in case of failure event	1. Emergency (Regular) Turn-off Sequence.
	2. Error Flag <b>PER.RST1</b> (UVLO1) or <b>SER.UVLO2ER</b> or <b>OVLO2ER</b> or <b>UVLO3ER</b> or <b>OVLO3ER</b> ) is set.
	3. Assertion of signal NRST/RDY (UVLO1 only) or NFLTB.
Programmability	Yes (OVLO2and OVLO3).
In-System Testability	Yes (see Chapter 3.5.8).

In order to ensure a correct switching of the IGBT, the device supports an undervoltage lockout (UVLO) function for  $V_{CC2}$ ,  $V_{EC2}$ ,  $V_{EE2}$ , and an overvoltage lockout (OVLO) function for  $V_{CC2}$  and  $V_{EE2}$  (**Figure 21**).




Figure 21 Power Supply Supervision Function



### **Protection and Diagnostics**

The  $V_{CC1}$  voltage is compared (using an internal voltage comparator) to an internal reference threshold. If the power supply voltage  $V_{CC1}$  of the primary chip drops below  $V_{UVLO1L}$ , an error is detected. In this case, an emergency (Regular) turn-off sequence is initiated and signal **NRST/RDY** goes low. In case  $V_{CC1}$  reaches afterwards a level higher than  $V_{UVLO1H}$ , then the error condition is removed and signal **NRST/RDY** is deasserted. Besides, bit **PER.RST1** is set.

The  $V_{CC2}$  voltage is compared (using an internal voltage comparator) to an internal reference threshold. If the power supply voltage  $V_{CC2}$  of the secondary chip drops below  $V_{UVLO2L}$ , an error is detected. In this case, an emergency (Regular) turn-off sequence is initiated, bit **SER.UVLO2ER** is set and signal **NFLTB** is activated (in case of an OPM transition the state machine - see **Chapter 2.4.7**). In case  $V_{CC2}$  reaches afterwards a level higher than  $V_{UVLO2H}$ , then the error condition is removed and the device can be reenabled.

The  $V_{CC2}$  voltage is compared (using an internal voltage comparator) to an internal reference threshold. If the power supply voltage  $V_{CC2}$  of the secondary chip goes above  $V_{OVLO2H_1}$  an error is detected. In this case, an emergency (Regular) turn-off sequence is initiated, bit **SER.OVLO2ER** is set and signal **NFLTB** is activated (in case of an OPM transition the state machine - see **Chapter 2.4.7**). In case  $V_{CC2}$  reaches afterwards a level below  $V_{OVLO2L_2}$ , then the error condition is removed and the device can be reenabled.

The OVLO2 failure reaction can be switched in run time, defined by register **PCTRL2**. The active status is shown by secondary bit **SCTRL.02MSELS**. Where an  $0_B$  select a generation of class B event and a  $1_B$  generation of class C event.

The selection of the mode is done by writing bit PCTRL2.02MSP. The watchdog timer is reset due to a transition from  $0_B$  to  $1_B$  of bit PCTRL2.02MRP. Those bits are mirrored to respectively SCTRL.02MSS and SCTRL.02MRS.

SCTRL.O2MSELS is set when both bits SCTRL.O2MSS and SCTRL.O2MRS are set.

**SCTRL.O2MSELS** is cleared when bit **SCTRL.O2MSS** is cleared OR when a OVLO2 watchdog timeout occurs.

When a transition from  $0_B$  to  $1_B$  occurs at bit **SCTRL.O2MSELS**, an internal timer is reset and starts incrementing. The timer counts as long as bit **SCTRL.O2MSELS** remains set. In case the timer is not refreshed before overflowing leading to timeout, bit **SCTRL.O2MSELS** is cleared automatically and error bit **SER.O2MTO** is set.

The  $V_{EE2}$  voltage is compared (using an internal voltage comparator) to an internal reference threshold. If the power supply voltage  $V_{EE2}$  of the secondary chip drops below  $V_{UVLO3L}$  an error is detected. In this case, an emergency (Regular) turn-off sequence is initiated, bit **SER.UVLO3ER** is set and signal **NFLTB** is activated (in case of an OPM transition the state machine - see **Chapter 2.4.7**). In case  $V_{EE2}$  reaches afterwards a level higher than  $V_{UVLO3H}$ , then the error condition is removed and the device can be reenabled.

The  $V_{EE2}$  voltage is compared (using an internal voltage comparator) to an internal reference threshold. If the power supply voltage  $V_{EE2}$  of the secondary chip goes above  $V_{OVLO3H}$ , an error is detected. In this case, if bit **SCFG.OVLO3D** is set to  $0_B$  a (Regular) turn-off sequence is initiated, bit **SER.OVLO3ER** is set and signal **NFLTB** is activated (in case of an OPM transition the state machine - see **Chapter 2.4.7**). In case  $V_{EE2}$  reaches afterwards a level below  $V_{OVLO3L}$ , then the error condition is removed and the device can be reenabled.**NFLTB** The current status of the error detection of OVLO2, UVLO3 and OVLO3 mechanism is available by reading bit **SSTAT2.UVLO2M**, **OVLO2M,UVLO3M** or **OVLO3M** respectively.

For a proper handling of different  $V_{EE2}$  voltages (i.e. 0V) the bit **SCFG.OVLO3D** can be set to  $1_B$  (default) for disable the OVLO3 function.

Note: In case  $V_{CC2}$  goes below the voltage  $V_{RST2}$ , the secondary chip is kept in reset state.



## **Protection and Diagnostics**

## 3.4 Protection Functions: Category C

## 3.4.1 Shoot Through Protection function

The Shoot Through Protection (STP) functionality is summarized in **Table 23**:

Table 23 STP Overview

Parameter	Short Description
Function	Prevents both High-Side and Low-Side Switches to be activated simultaneously.
Periodicity	Continuous.
Action in case of failure event	1. The signal at pin INP is inhibited.
	2. Error Flag <b>PER.STPER</b> is set.
Programmability	No.
In-System Testability	Yes.

With the implemented STP function, a low-side (resp. high-side) device is able to monitor the status of its high-side (resp. low-side) counterpart. The input pin **INSTP** provides an input for the PWM signal of the driver's counterpart (**Figure 22**).




Figure 22 Shoot Through Protection: Principle of Operation

In case one of the driver is in ON state, the driver's counterpart PWM input is inhibited, preventing it to turnon (See **Chapter 2.4.3**). A minimum dead time is defined by hardware. Conceptually, the STP aims at providing an additional "line of defense" for the system in case erroneous PWM commands are issued by the primary logic. In normal operation, dead time management shall be performed at the microcontroller level.



## **Protection and Diagnostics**

In case a PWM ON command is received on pin **INP** during the inhibition time, a failure event is detected. In this case, the high level at pin **INP** is ignored and bit **PER.STPER** is set.

Note: Internal filter ensures that STPER is not set for glitches smaller than approximately 50ns.

The STP can be tested by applying non valid INSTP and INP and by checking bit **PSTAT2.STP**.

The STP can not be disabled. However, setting pin **INSTP** to V<sub>GND1</sub> deactivates de facto the function, but it should be mentioned that during power up a signal on INP will always set bit **PER.STPER** and prevent a turn on.

## 3.4.2 Gate Monitoring

The Gate Monitoring functionality is summarized in Table 24:

Table 24 Gate Monitoring Overview

Parameter	Short Description
Function	Monitors the voltage at pin <b>GATE</b> .
Action in case offailure event	N.a.
Programmability	No
In-System Testability	Yes

There are two comparators available to check the current level of the voltage at the pin **GATE**. Therefore are both levels are given in **Table 56** as  $V_{GATE1L}$  from  $V_{CC2}$  to  $V_{EE2}$ ,  $V_{GATE1H}$  from  $V_{EE2}$  to  $V_{CC2}$ (**SSTAT2.GC1**) and  $V_{GATE2L}$  from  $V_{CC2}$  to  $V_{EE2}$ ,  $V_{GATE2H}$  from  $V_{EE2}$  to  $V_{CC2}$ .(**SSTAT2.GC2**). If the voltage at pin **GATE** is below the level **SSTAT2.GC1** and **SSTAT2.GC2** will be set to  $0_B$  above the level the bits are set to  $1_B$ .

There is no triggering necessary.

The Gate Monitoring can be tested on system level by (for example) pulling the IGBT gate signal high while the device issues a PWM Low command. This can be done for example in combination with the ASC function of Infineon's 1EBN100XAE "EiceDRIVER™ Boost" booster stage. It can then be verified that the reaction of the device corresponds to the expected behavior.

### 3.4.3 SPI Error Detection

The SPI Error Detection mechanisms are summarized in **Table 25**:

Table 25 SPI Error Detection Overview

Parameter	Short Description
Function	Non valid SPI command detection and notification.
Periodicity	Continuous.
Action in case of failure event	Flag PER.SPIER is set.
Programmability	Yes (parity can be disabled).
In-System Testability	Yes.

For more details, see Chapter 2.4.4.4.



## **Protection and Diagnostics**

The SPI Error Detection Mechanism can be tested by inserting on purpose a dedicated error and by verifying that the device's reaction is conform to specification.

## 3.4.4 Active Short Circuit Support

The Active Short Circuit Support Function is summarized in **Table 26**:

Table 26 Active Short Circuit Support Overview

Parameter	Short Description
Function	Notification in case $V_{CC2}$ is below the UVLO2 threshold or internal digital supply not valid.
Periodicity	Continuous.
Action in case of failure event	Signal NUV2 activated.
Programmability	No.
In-System Testability	Yes.

This feature is aimed at being used in combination with a booster device supporting a direct turn-on input (pin ASC, see **Figure 23**). Any time the voltage  $V_{CC2}$  goes below threshold  $V_{UVLO2L}$ , or the internal digital voltage supply is not valid, the open drain pin **NUV2** drives a low level for the duration of the event.




Figure 23 ASC Strategy Support

The **NUV2** pin functionality can be tested on system level by creating the conditions of its activation and verifying that the reaction of the device corresponds to the expected behavior.

# infineon

## **Protection and Diagnostics**

## 3.5 Protection Functions: Category D

## 3.5.1 Operation in Verification Mode and Weak Active Mode

Verification Mode and Weak Active Mode are used to start intrusive test functions on device and system level, in order to verify during life time safety relevant functions. The following functions are supported in Verification and Weak Active Mode:

- Weak Turn-On
- DESAT Supervision Level 1
- DESAT Supervision Level 2
- DESAT Supervision Level 3
- OCP Supervision Level 1
- OCP Supervision Level 3
- UVLOx and OVLOx Supervision Level 1
- Internal Clock Supervision
- Timing Calibration Feature

Intrusive test functions can only be started once a correct sequence of SPI commands has been received after reset. The implementation of the device ensures that no intrusive function can be started when the device is normally active.

A time-out function ensures that the device guits OPM5 or OPM6 to OPM1 after a hardware defined time.

The verification functions are triggered by setting the corresponding bit fields in registers **PSCR** or **SSCR** in OPM2. The settings are then activated in OPM5. Only one verification function should be activated at the time.

Note: In OPM5 and OPM6 mode, it is recommended to have bit field **SSTTOF.STVAL** programmed to 0<sub>H</sub>.

### 3.5.2 Weak Turn On

The Weak-Turn On (WTO) corresponds to the operation when Mode OPM6 is active.

The purpose of the Weak Turn-On functionality is to perform a "probe" test of the IGBT, by switching it on with a reduced gate voltage, in order to limit the current through it in case of overcurrent conditions. This allows to avoid high currents when the system has no memory of the previous state.

In Mode OPM6, when the driver initiates a turn-on sequence after the reception of a PWM command, the ON voltage at signal  $\overline{\text{TON}}$  is reduced to  $V_{\text{GPON0}}$ .

The device allows for external booster voltage compensation at the IGBT gate. When bit **SCFG.VBEC** is set, an additional  $V_{BE}$  (base emitter junction voltage of an internal pn diode) is ed to the voltage at **TON** in order to compensate for the  $V_{BE}$  of an external booster.

Note: When using WTO, it is recommended to have the selected TTOFF (if active) plateau at a smaller voltage than the WTO voltage.



## **Protection and Diagnostics**




Figure 24 Idealized Weak Turn-On Sequence

Note: All Two-Level Plateaus can be programmed but only  $V_{\text{GPOF0}}$  -  $V_{\text{GPOF2}}$  will be seen. In this case  $V_{\text{GPOF0}}$  was programmed to make the plateau visible.



## **Protection and Diagnostics**

## 3.5.3 DESAT Supervision Level 1

The DESAT Supervision Level 1 functionality is summarized in **Table 27**:

Table 27 DESAT Supervision Level 1 Overview

Parameter	Short Description
Function	Supervision of the DESAT functionality.
Periodicity	On request.
Action in case of failure event	N.a.
Programmability	No
In-System Testability	No

The purpose of the DESAT Supervision Level 1 function is to verify that the DESAT feature is operational over the whole life time of the application. Since the DESAT supervision is intrusive, it is intended to be executed when the device is in Mode OPM5 and OPM6 (e.g. after power-up during the initialization phase). This mechanism aims at generating artificially a DESAT error, verifying that it is recognized by the device and that an error notification is correctly issued to the primary logic.

When this function is triggered, the driver enters a special mode where the signal input of the comparator is internally pulled up above the threshold voltage (see **Figure 17**). The DESAT function works normally otherwise. When the device enters OPM6 and turns on, after the blanking time has elapsed, a DESAT error is generated, with the corresponding actions being triggered by the device.

The INP signal is issued at the output stage (weak turn-on).

## 3.5.4 DESAT Supervision Level 2

The DESAT Supervision Level 2 functionality is summarized in Table 28:

Table 28 DESAT Supervision Level 2 Overview

Parameter	Short Description
Function	Supervision of the DESAT functionality.
Periodicity	On request.
Action in case of failure event	N.a.
Programmability	No
In-System Testability	No

The purpose of the DESAT Supervision Level 2 function is to verify that the DESAT feature is operational over the whole life time of the application. Since the DESAT supervision is intrusive, it is intended to be executed when the device is in Mode OPM5 and OPM6 (e.g. after power-up during the initialization phase). This mechanism aims at generating artificially a DESAT error, verifying that it is recognized by the device and that an error notification is correctly issued to the primary logic.

When this function is triggered, the driver enters a special mode where, as soon as the device is in OPM6 and a PWM turn-on command is received, no action is executed on the output stage. However, the DESAT logic works normally. It means that after the blanking time has elapsed, the voltage on pin DESAT should exceed the DESAT threshold level, leading to a DESAT error, with the corresponding actions being triggered by the driver.

The **INP** signal is not issued at the output stage.



## **Protection and Diagnostics**

Note: When using DESAT supervision Level 2, bit field **SSTTOF.STVAL** must be programmed to  $0_H$ 

## 3.5.5 DESAT Supervision Level 3

The DESAT Supervision Level 3 functionality is summarized in **Table 29**:

Table 29 DESAT Supervision Level 3 Overview

Parameter	Short Description
Function	Supervision of the DESAT functionality.
Periodicity	On request.
Action in case of failure event	N.a.
Programmability	No
In-System Testability	No

The purpose of the DESAT Supervision Level 3 function is to verify that the DESAT feature is operational over the whole life time of the application. Since the DESAT supervision is intrusive, it is intended to be executed when the device is in Mode OPM5 and OPM6 (e.g. after power-up during the initialization phase). This mechanism aims at generating artificially a DESAT error, verifying that it is recognized by the device and that an error notification is correctly issued to the primary logic.

When this function is triggered, the driver enters a special mode where the signal input of the comparator is internally pulled up above the threshold voltage (see **Figure 17**). When the device enters OPM6, independently from the PWM signal, a DESAT error is generated, with the corresponding actions being triggered by the device.

The **INP** signal is not issued at the output stage.

Note: When using DESAT supervision Level 3, bit field **SSTTOF.STVAL must** be programmed to 0<sub>H</sub>

## 3.5.6 OCP Supervision Level 1

The OCP Supervision functionality is summarized in **Table 30**:

Table 30 OCP Supervision Level 1 Overview

Parameter	Short Description
Function	Supervision of the OCP functionality.
Periodicity	On Request.
Action in case of failure event	N.a.
Programmability	No
In-System Testability	No

The purpose of the OCP Supervision Level 1 function is to verify that the OCP feature is operational over the whole life time of the application. Since the OCP supervision is intrusive, it is intended to be executed when the device is in Mode OPM5 and OPM6 (e.g. after power-up during the initialization phase). The main goal of this mechanism is to generate artificially an OCP error, to verify that it is recognized by the driver and that an error notification is correctly issued to the primary logic.



## **Protection and Diagnostics**

When this function is triggered, the driver enters a special mode where the signal input of th comparator is internally pulled up above the respective threshold voltage (see **Figure 20**). The OCP function works normally otherwise. When the device enters OPM6 and turns on, after the blanking time has elapsed, an OCP error is generated, with the corresponding actions being triggered by the device.

The INP signal is issued at the output stage (weak turn-on).

## 3.5.7 OCP Supervision Level 3

The OCP Supervision functionality is summarized in **Table 31**:

Table 31 OCP Supervision Level 3 Overview

Parameter	Short Description
Function	Supervision of the OCP functionality.
Periodicity	On Request.
Action in case of failure event	N.a.
Programmability	No
In-System Testability	No

The purpose of the OCP Supervision Level 3 function is to verify that the OCP feature is operational over the whole life time of the application. Since the OCP supervision is intrusive, it is intended to be executed when the device is in Mode OPM5 and OPM6 (e.g. after power-up during the initialization phase). The main goal of this mechanism is to generate artificially an OCP error, to verify that it is recognized by the driver and that an error notification is correctly issued to the primary logic.

When this function is triggered, the driver enters a special mode where the signal input of th comparator is internally pulled up above the respective threshold voltage (see **Figure 20**). When the device enters OPM6, independently from the PWM command, after the blanking time has elapsed, an OCP error is generated, with the corresponding actions being triggered by the device.

The **INP** signal is not issued at the output stage.

Note: When using OCP supervision Level 3, bit field **SSTTOF.STVAL must** be programmed to  $0_H$ 

## 3.5.8 Power Supply Monitoring Supervision

The Power Supply Monitoring Supervision monitoring functionality is summarized in **Table 32**:

**Table 32** Power Supply Monitoring Supervision Overview

Parameter	Short Description
Function	Supervision of the Power Supply Monitoring Mechanisms.
Periodicity	On Request.
Action in case of event	N.a.
Programmability	No
In-System Testability	No

The purpose of this supervision function is to verify that the Power Supply Monitoring functions (UVLO2, OVLO2, UVLO3, OVLO3) are operational over the whole life time of the application. Since this supervision is intrusive, it is intended to be executed when the device is in Mode OPM5 (e.g. after power-up during the



## **Protection and Diagnostics**

initialization phase). The main goal of this mechanism is to generate artificially a power supply monitoring error, in order to verify that it is recognized by the driver and that an error notification is correctly issued to the primary logic.

When this function is triggered, the supervision mechanism of the power supply addressed by the command is activated. The internal threshold of the comparator delivers a "dummy" error, with the corresponding actions being triggered by the driver.

The supervision of UVLO1 is not supported by the device.



## **Protection and Diagnostics**

## 3.5.9 Internal Clock Supervision

The Primary Clock Supervision functionality is summarized in **Table 33**:

**Table 33** Primary Clock Supervision Overview

Parameter	Short Description
Function	Supervision of the frequency of OSC1 and SSOSC2.
Periodicity	On Request.
Action in case of event	N.a.
Programmability	No
In-System Testability	No

The clock supervision function consists on the primary clock supervision and the TCF feature.

## **Primary Clock Supervision**

The purpose of this supervision function is to verify the frequency deviation of the primary clock. This function works in such a way that the PWM input signal is used to start and stop a counter clocked by OSC1. The function is activated when the device is in OPM5 or OPM6. The counter is incremented for the duration of the High level at pin INP. At a High-to-Low transition at pin INP, the counter is stopped, and its content is transferred to bit field PCS.CS1. A plausibility check can therefore be made by the logic. In case of a long INP pulse, the counter does not overflow but stays at the maximum value until cleared. PCS.CS1 is cleared by setting bit PCTRL.CLRP.

The **INP** signal is not issued at the output stage.

Note: OSC2 is indirectly monitored by the Life Sign mechanism.

### **Timing Calibration Feature**

The purpose of this supervision function is to measure the frequency of oscillator SSOC2. The PWM input signal is used to start and stop a counter clocked by SSOSC2. The function is activated when the device is in OPM6 (only). The counter is incremented for the duration of the High level at pin INP. At a High-to-Low transition at pin INP, the counter is stopped, and its content is transferred to bit field SCS.CS2. A plausibility check can therefore be made by the logic. In case of a long INP pulse, the counter does not overflow but stays at the maximum value until cleared. SCS.CS2 is cleared by a reset event only.

The **INP** signal is not issued at the output stage.

# **infineon**

#### **Register Description**

## 4 Register Description

This chapter describes the internal registers of the device. **Table 35** provides an overview of the implemented registers. The abbreviations shown in **Table 36** are used in the whole section.

Table 34 Register Address Space

Module	Base Address	End Address	Note
SPI	00 <sub>H</sub>	1F <sub>H</sub>	

Table 35 Register Overview

Register Short Name	Register Long Name	Offset Address	Wakeup Value	Reset Value
Register Descripti	on, Primary Register Description	1	1	1
PID	Primary ID Register	00 <sub>H</sub>	n.a.	4911 <sub>H</sub>
PSTAT	Primary Status Register	01 <sub>H</sub>	n.a.	0800 <sub>H</sub>
PSTAT2	Primary Second Status Register	02 <sub>H</sub>	n.a.	0010 <sub>H</sub>
PER	Primary Error Register	03 <sub>H</sub>	n.a.	0800 <sub>H</sub>
PCFG	Primary Configuration Register	04 <sub>H</sub>	n.a.	00C4 <sub>H</sub>
PCTRL	Primary Control Register	06 <sub>H</sub>	n.a.	0001 <sub>H</sub>
PCTRL2	Primary Second Control Register	07 <sub>H</sub>	n.a.	0001 <sub>H</sub>
PSCR	Primary Supervision Function Control Register	08 <sub>H</sub>	n.a.	0001 <sub>H</sub>
PRW	Primary Read/Write Register	09 <sub>H</sub>	n.a.	0001 <sub>H</sub>
PPIN	Primary Pin Status Register	0A <sub>H</sub>	n.a.	0020 <sub>H</sub>
PCS	Primary Clock Supervision Register	0B <sub>H</sub>	n.a.	0001 <sub>H</sub>
<b>Register Descripti</b>	on, Secondary Registers Description	1	-	
SID	Secondary ID Register	10 <sub>H</sub>	n.a.	8911 <sub>H</sub>
SSTAT	Secondary Status Register	11 <sub>H</sub>	n.a.	0001 <sub>H</sub>
SSTAT2	Secondary Second Status Register	12 <sub>H</sub>	n.a.	C001 <sub>H</sub>
SER	Secondary Error Register	13 <sub>H</sub>	n.a.	8000 <sub>H</sub>
SCFG	Secondary Configuration Register	14 <sub>H</sub>	n.a.	0190 <sub>H</sub>
SDESAT1	Secondary DESAT Blanking Time Register	15 <sub>H</sub>	n.a.	2000 <sub>H</sub>
SCTRL	Secondary Control Register	16 <sub>H</sub>	n.a.	0001 <sub>H</sub>
SSCR	Secondary Supervision Function Control Register	17 <sub>H</sub>	n.a.	0001 <sub>H</sub>
SDESAT0	Secondary DESAT Blanking Time Register	18 <sub>H</sub>	n.a.	1000 <sub>H</sub>
SOCP	Secondary OCP Blanking Time Register	19 <sub>H</sub>	n.a.	0001 <sub>H</sub>
SRTTOF	Secondary Regular TTOFF Configuration Register	1A <sub>H</sub>	n.a.	00E0 <sub>H</sub>
SSTTOF	Secondary Safe TTOFF Configuration Register	1B <sub>H</sub>	n.a.	2000 <sub>H</sub>



#### **Register Description**

**Table 35** Register Overview (cont'd)

Register Short Name	Register Long Name	Offset Address	Wakeup Value	Reset Value
SACLT	Secondary Active Clamping Configuration Register	1E <sub>H</sub>	n.a.	2600 <sub>H</sub>
SCS	Secondary Clock Supervision Register	1F <sub>H</sub>	n.a.	0001 <sub>H</sub>

Note:

The reset values can depend on pin level during reset so they might vary from given value for single registers for e.g. **PPIN**.

The registers are addressed wordwise.

Table 36 Bit Access Terminology

Mode	Symbol	Description
Basic Access Types	1	
read/write	rw	This bit or bit field can be written or read.
read	r	This bit or bit field is read only.
write	w	This bit or bit field is write only (read as 0 <sub>H</sub> ).
read/write hardware affected	rwh	As rw, but bit or bit field can also be modified by hardware.
read hardware affected	rh	As r, but bit or bit field can also be modified by hardware.
sticky	S	Bits with this attribute are "sticky" in one direction. If their reset value is once overwritten they can be switched again into their reset state only by a reset operation. Software and internal logic (except reset-like functions) cannot switch this type of bit into its reset state by writing directly the register. The sticky attribute can be combined to other functions (e.g. 'rh').
Reserved / not implemented	0	Bit fields named '0' indicate not implemented functions. They have the following behavior:  Reading these bit fields returns 0 <sub>H</sub> .
		Writing these bit fields has no effect.
		These bit fields are reserved. When writing, software should always set such bit fields to $0_{\rm H}$ in order to preserve compatibility with future products.
Reserved / not defined	Res	Certain bit fields or bit combinations in a bit field can be marked as 'Reserved', indicating that the behavior of the device is undefined for that combination of bits. Setting the register to such an undefined value may lead to unpredictable results. When writing, software must always set such bit fields to legal values.

# infineon

#### **Register Description**

### 4.1 Primary Register Description

#### **Primary ID Register**

This register contains the identification number of the primary chip version.

PID Primary ID Reg	gister		Offset 00 <sub>H</sub>		ıp Value .a.	Reset Value 4911 <sub>H</sub>
15		<u> </u>	<del>, , , , , , , , , , , , , , , , , , , </del>		T	8
	,	PV	ERS		ı	
_	·		r	_		
7	ı	4	3	2	1 	0
	PVERS		d	)	LMI	Р
•	r	•	r	•	rh	rh

Field	Bits	Туре	Description
PVERS	15:4	r	Primary Chip Identification This bit field defines the version of the primary chip. This bit field is hard-wired.
0	3:2	r	Reserved Read as 0 <sub>B</sub> .
LMI	1	rh	Last Message Invalid Notification This bit indicates if the last received SPI Message was correctly processed by the device.  O <sub>B</sub> , Previous Message was processed correctly.  1 <sub>B</sub> , Previous Message was discarded.
P	0	rh	Parity Bit Odd Parity Bit.



#### **Register Description**

#### **Primary Status Register**

This register contains information on the status of the device.

PSTAT Primary Sta	tus Register			Offset 01 <sub>H</sub>		p Value .a.	Reset Value 0800 <sub>H</sub>
15	14	13	12	11	10		. 8
	0	O2MSELP	DTSELP	ERR		0	
	r	rh	rh	rh		r	
7	6	5			2	1	0
ACT	SRDY		' '	' O	1	LMI	Р
rh	rh			r		rh	rh

Field	Bits	Type	Description
0	15:14	r	Reserved Read as 0 <sub>B</sub> .
O2MSELP	13	rh	OVLO2 Mode Status This bit indicates which OVLO2 Mode is active  Note: This bit is a mirror of bit SCTRL.O2MSELS  O <sub>B</sub> eventBGenerationActive, Event B generation active.  1 <sub>B</sub> eventCGenerationActive, Event C generation active.
DTSELP	12	rh	DESAT Timing Status This bit indicates which timing value for the DESAT function is active.  Note: This bit is a mirror of bit SCTRL.DTSELS  O <sub>B</sub> sdesat0Active, SDESAT0 is active. 1 <sub>B</sub> sdesat1Active, SDESAT1 is active.
ERR	11	rh	Error Status ThisbitistheORcombinationofallbitsofregisterPER.  0 <sub>B</sub> noError, No error is detected.  1 <sub>B</sub> error, An error is detected.
0	10:8	r	Reserved Read as 0 <sub>B</sub> .
ACT	7	rh	Active State Status This bit indicates if the device is in Active State (OPM4).  0 <sub>B</sub> notActive, The device is not in Active State.  1 <sub>B</sub> active, The device is in Active State.



Field	Bits	Туре	Description
SRDY	6	rh	Secondary Ready Status This bit indicates if the secondary chip is ready for operation.  0 <sub>B</sub> notReady, Secondary chip is not ready.  1 <sub>B</sub> ready, Secondary chip is ready.
0	5:2	r	Reserved Read as 0 <sub>B</sub> .
LMI	1	rh	Last Message Invalid Notification This bit indicates if the last received SPI Message was correctly processed by the device.  O <sub>B</sub> , Previous Message was processed correctly.  1 <sub>B</sub> , Previous Message was discarded.
P	0	rh	Parity Bit Odd Parity Bit.



#### **Register Description**

#### **Primary Second Status Register**

This register contains information on the status of the device.

PSTAT2 Primary Sec	ond Status Re	egister		Offset 02 <sub>H</sub>		p Value .a.	Reset Value 0010 <sub>H</sub>
15	14	13	12	11	10	9	8
	0	FLTBP	FLTAP	0	STP	0	HZ
	r	rh	rh	r	rh	r	rh
7		5	4	3	2	1	0
	ОРМ	1	FLTB	FLTA	ENVAL	LMI	Р
	rh		rhs	rhs	rh	rh	rh

Field	Bits	Туре	Description
0	15:14	r	Reserved
			Read as 0 <sub>B</sub> .
FLTBP	13	rh	Event Class B Status This bit indicates if the conditions leading to an event Class B are met.  Note: This bit is a mirror of bit SSTAT. FLTBS  O <sub>B</sub> no Error, No error condition detected. 1 <sub>B</sub> error, An error condition is detected.
FLTAP	12	rh	Event Class A Status This bit indicates if the conditions leading to an event Class A are met.  Note: This bit is a mirror of bit SSTAT. FLTAS  O <sub>B</sub> no Error, No error condition is detected. 1 <sub>B</sub> error, An error condition is detected.
0	11	r	Reserved Read as 0 <sub>B</sub> .
STP	10	rh	Shoot Through Protection Status This bit is set in case the shoot through protection inhibition time (i.e. would inhibit a PWM rising edge).  0 <sub>B</sub> inhibitionNotActive, STP inhibition is not active.  1 <sub>B</sub> inhibitionActive, STP inhibition is active.
0	9	r	Reserved Read as 0 <sub>B</sub> .



Field	Bits	Туре	Description
нz	8	rh	Tristate Output Stage Status This bit is set in case the output stage is in tristate.  Note: This bit is a mirror of bit SSTAT.HZ  O <sub>B</sub> normal, The output stage is in normal operation. 1 <sub>B</sub> tristate, The output stage is tristated.
OPM	7:5	rh	Operating Mode This bit field indicates which operating mode is active.  Note: This bit field is a mirror of bit field SSTAT.OPM  OOO <sub>B</sub> opm0, Mode OPM0 is active. OO1 <sub>B</sub> opm1, Mode OPM1 is active. O10 <sub>B</sub> opm2, Mode OPM2 is active. O11 <sub>B</sub> opm3, Mode OPM3 is active. 100 <sub>B</sub> opm4, Mode OPM4 is active. 100 <sub>B</sub> opm6, Mode OPM5 is active. 110 <sub>B</sub> opm6, Mode OPM6 is active. 111 <sub>B</sub> , Reserved.
FLTB	4	rhs	NFLTB Pin Driver Request This bit indicates what output state is driven by the device at pin NFLTB. This bit is sticky.  0 <sub>B</sub> tristate, NFLTB is in tristate.  1 <sub>B</sub> lowLevel, ALowLevel is issued at NFLTB.
FLTA	3	rhs	NFLTA Pin Driver Request This bit indicates what output state is driven by the device at pin NFLTA. This bit is sticky.  0 <sub>B</sub> tristate, NFLTA is in tristate.  1 <sub>B</sub> lowLevel, ALow Level issued at NFLTA.
ENVAL	2	rh	EN Valid Status This bit indicates if the signal received on pin EN is valid.  0 <sub>B</sub> notValid, A non-valid signal is detected.  1 <sub>B</sub> valid, A valid signal is detected.
LMI	1	rh	Last Message Invalid Notification This bit indicates if the last received SPI Message was correctly processed by the device.  O <sub>B</sub> , Previous Message was processed correctly.  1 <sub>B</sub> , Previous Message was discarded.
P	0	rh	Parity Bit Odd Parity Bit.

### $\mathbf{EiceDRIVER}^{\mathsf{TM}}\,\mathbf{SIL}$ 1EDI2004AS



#### **Register Description**

#### **Primary Error Register**

This register provides information on the error status of the device.

PER Primary Erro	or Register		Offset Wakeup Value 03 <sub>H</sub> n.a.		Reset Value 0800 <sub>H</sub>		
15	14	13	12	11	10	9	8
0	О2МТО	DBTO	RSTE1	RST1	ENER	STPER	SPIER
r	rh	rh	rhs	rhs	rhs	rhs	rhs
7	6	5	4	3	2	1	0
VMTO	0	OVLO3ER	0	OSTER	CER1	LMI	Р
rh	r	rh	r	rh	rhs	rh	rh

Field	Bits	Type	Description
0	15	r	Reserved Read as 0 <sub>B</sub> .
О2МТО	14	rh	OVLO2 Time Out Flag This bit indicates an OVLO2 Mode Timeout occured.  Note: This bit is a mirror of bit SER.O2MTO.  O <sub>B</sub> notSet, No time out was detected. 1 <sub>B</sub> set, A time out was detected.
DBTO	13	rh	DESAT Time Out Flag This bit indicates a DESAT Blanking Time Timeout occured.  Note: This bit is a mirror of bit SER.DBTO.  O <sub>B</sub> notSet, No time out was detected. 1 <sub>B</sub> set, A time out was detected.
RSTE1	12	rhs	Primary External Hard Reset flag This bit indicates if a reset event has been detected on the primary chip due to the activation of pin NRST/RDY. This bit is sticky.  O <sub>B</sub> notSet, No external hard reset event has been detected.  1 <sub>B</sub> set, An externally hard reset event has been detected.



Field	Bits	Туре	Description
RST1	11	rhs	Primary Reset Flag This bit indicates if a reset event has been detected on the primary chip. This bit is sticky.  O <sub>B</sub> notSet, No reset event has been detected.  1 <sub>B</sub> set, A reset event has been detected.
ENER	10	rhs	EN Signal Invalid Flag This bit indicates if an valid-to-invalid transition on signal EN has been detected. This bit is sticky.  Note: This bit can not be cleared while an error condition is active.  O <sub>B</sub> notSet, No event has been detected. 1 <sub>B</sub> set, An event has been detected.
STPER	9	rhs	Shoot Through Protection Error Flag This bit indicates if a shoot through protection error event has been detected. This bit is sticky.  Note: This bit can not be cleared while an error condition is active (bit PSTAT2.STP set).  O <sub>B</sub> notSet, No event has been detected. 1 <sub>B</sub> set, An event has been detected.
SPIER	8	rhs	SPI Error Flag This indicates if an SPI error event has been detected. This bit is sticky.  O <sub>B</sub> notSet, No error event has been detected.  1 <sub>B</sub> set, An error event has been detected.
VMTO	7	rh	Verification Mode Time-Out Event Flag This bit indicates if a verification mode time-out event has been detected.  Note: This bit is a mirror of bit SER.VMTO.  O <sub>B</sub> notSet, No time-out event has been detected.  1 <sub>B</sub> set, A time-out event has been detected.
0	6	r	Reserved Read as 0 <sub>B</sub> .
OVLO3ER	5	rh	OVLO3 Error Flag This bit indicates if an Overvoltage Lockout event on V <sub>EE2</sub> has been detected.  Note: This bit is a mirror of bit SER.OVLO3ER.  O <sub>B</sub> notSet, No event has been detected. 1 <sub>B</sub> set, An event has been detected.



Field	Bits	Type	Description			
0	4	r	Reserved			
			Read as 0 <sub>B</sub> .			
OSTER	3	rh	Output Stage Tristate Event Flag This bit indicates if the output stage has been tristated.			
			Note: This bit is a mirror of bit <b>SER.OSTER</b> .			
			<ul> <li>0<sub>B</sub> notSet, No tristate event has been detected.</li> <li>1<sub>B</sub> set, An tristate event has been detected.</li> </ul>			
CER1	2	rhs	Primary Communication Error Flag This indicates if a loss of communication event <sup>1)</sup> with the secondary chip has been detected by the primary chip. This bit is sticky.			
			Note: This bit can not be cleared while an error condition is active (bit <b>PSTAT2.SRDY</b> cleared).			
			<ul> <li>0<sub>B</sub> notSet, No event has been detected.</li> <li>1<sub>B</sub> set, An event has been detected.</li> </ul>			
LMI	1	rh	Last Message Invalid Notification This bit indicates if the last received SPI Message was correctly processed by the device.  O <sub>B</sub> , Previous Message was processed correctly.  1 <sub>B</sub> , Previous Message was discarded.			
P	0	rh	Parity Bit Odd Parity Bit.			

<sup>1)</sup> This bit is not set after a reset event



#### **Register Description**

#### **Primary Configuration Register**

This register is used to select the configuration of the device.

PCFG Primary Con	figuration Re	gister		Offset 04 <sub>H</sub>		Wakeup Value n.a.	
15							8
			0				
7	6	5	r	3	2	1	0
CLFBM	CLFAM		0		PAREN	LMI	Р
rw	rw	•	r		rw	rh	rh

Field	Bits	Type	Description
0	15:8	r	Reserved Read as 0 <sub>B</sub> .
CLFBM	7	rw	NFLTB Pin Clear Mode This bit defines the behavior of signal NFLTB at the reception of a clear primary command.  0 <sub>B</sub> always, Signal NFLTB is always deasserted.  1 <sub>B</sub> classB, Signal NFLTB is deasserted only if no EventClassBconditionisbeingdetected(see Chapter 2.4.7 for detailed description).
CLFAM	6	rw	NFLTA Pin Clear Mode This bit defines the behavior of signal NFLTA at the reception of a clear primary command.  0 <sub>B</sub> always, Signal NFLTA is always deasserted.  1 <sub>B</sub> classA, Signal NFLTA is deasserted only if no Event Class A condition is being detected (see Chapter 2.4.7 for detailed description).
0	5:3	r	Reserved Read as 0 <sub>B</sub> .
PAREN	2	rw	SPI Parity Enable This bit indicates if the SPI parity error detection is active (reception only).  0 <sub>B</sub> disabled, Parity Check is disabled.  1 <sub>B</sub> enabled, Parity Check is enabled.
LMI	1	rh	Last Message Invalid Notification This bit indicates if the last received SPI Message was correctly processed by the device.  O <sub>B</sub> , Previous Message was processed correctly.  1 <sub>B</sub> , Previous Message was discarded.



Field	Bits	Туре	Description
P	0	rh	Parity Bit
			Odd Parity Bit.



#### **Register Description**

#### **Primary Control Register**

This register is used to control the device during run-time.

PCTRL Primary Con	trol Register			Offset 06 <sub>H</sub>		Wakeup Value n.a.	
15					T		8
				0			
7	6	5	4	r 3	2	1	0
0	CLRS	CLRP	0	DTRP	DTSP	LMI	Р
r	rwh	rwh	r	rwh	rw	rh	rh

Field	Bits	Type	Description
0	15:7	r	<b>Reserved</b> Read as $0_B$ .
CLRS	6	rwh	Clear Secondary Sitcky Bits This bit is used to clear the sticky bits on the secondary side. This bit is automatically cleared by hardware .  0 <sub>B</sub> noAction, No action.
CLRP	5	rwh	<ul> <li>1<sub>B</sub> clear, Clear sticky bits.</li> <li>Clear Primary Sitcky Bits</li> <li>This bit is used to clear the sticky bits on the primary side.</li> <li>This bit is automatically cleared by hardware</li> <li>0<sub>B</sub> noAction, No action.</li> <li>1<sub>B</sub> clear, Clear sticky bits and deassert signals NFLTA and NFLTB.</li> </ul>
0	4	r	Reserved Read as 0 <sub>R</sub> .
DTRP	3	rwh	Primary Desat Timing Refresh Request This bit is used to refresh the DESAT timing watchdog.  Note: This bit is automatically cleraed by hardware.  O <sub>B</sub> noAction, No action. 1 <sub>B</sub> refresh, Request a refresh of watchdog.



Field	Bits	Туре	Description		
DTSP	2	rw	Primary Desat Timing Selection Request This bit indicates which timnig value for the DESAT function is requested.  0 <sub>B</sub> sdesat0Request, SDESAT0 selection request. 1 <sub>B</sub> sdesat1Request, SDESAT1 selection request.		
LMI	1	rh	Last Message Invalid Notification This bit indicates if the last received SPI Message was correctly processed by the device.  O <sub>B</sub> , Previous Message was processed correctly.  1 <sub>B</sub> , Previous Message was discarded.		
P	0	rh	Parity Bit Odd Parity Bit.		



#### **Register Description**

#### **Primary Second Control Register**

This register is used to control the device during run-time.

PCTRL2 Primary Sec	ond Control R	Register		Offset 07 <sub>H</sub>		Wakeup Value n.a.	
15							8
				D			
7	•		4	r 3	2	1	0
	. (	0		O2MRP	O2MSP	LMI	Р
		r	1	rwh	rw	rh	rh

Field	Bits	Туре	Description
0	15:4	r	Reserved Read as 0 <sub>B</sub> .
O2MRP	3	rwh	Primary OVLO2 Mode Refresh Request This bit is used to refresh the OVLO2 Mode watchdog.  Note: This bit is automatically cleared by hardware.  O <sub>B</sub> noAction, No action.
O2MSP	2	rw	<ul> <li>1<sub>B</sub> refresh, Request a refresh of watchdog.</li> <li>Primary OVLO2 Mode Selection Request</li> <li>This bit indicates which OVLO2 Mode is requested.</li> <li>0<sub>B</sub> modeB, selection request.</li> <li>1<sub>B</sub> modeC, selection request.</li> </ul>
LMI	1	rh	Last Message Invalid Notification This bit indicates if the last received SPI Message was correctly processed by the device.  O <sub>B</sub> , Previous Message was processed correctly.  1 <sub>B</sub> , Previous Message was discarded.
P	0	rh	Parity Bit Odd Parity Bit.



#### **Register Description**

#### **Primary Supervision Function Control Register**

This register is used to trigger the verification functions on the primary side.

PSCR Primary Sup	PSCR Primary Supervision Function Control Register				Offset 08 <sub>H</sub>		p Value .a.	Reset Value 0001 <sub>H</sub>
15	<b>.</b>		_				Г	8
				0				
7			4	r	3	2	1	0
		) 0			VF	S1	LMI	Р
	•	r	•	•	rw	/h	rh	rh

Field	Bits	Туре	Description
0	15:4	r	Reserved Read as 0 <sub>B</sub> .
VFS1	3:2	rwh	<b>Primary Verification Function</b> This bit field is used to activate the primary verification functions.
			Note: The selection defined by this bit field is only effective when the device enters Mode OPM5. This bit field is automatically cleared when entering OPM1.
			<ul> <li>00<sub>B</sub> disabled, No function activated.</li> <li>01<sub>B</sub> , Reserved.</li> <li>10<sub>B</sub> primaryClockSupervision, Primary Clock Supervision active.</li> <li>11<sub>B</sub> , Reserved.</li> </ul>
LMI	1	rh	Last Message Invalid Notification This bit indicates if the last received SPI Message was correctly processed by the device.  O <sub>B</sub> , Previous Message was processed correctly.  1 <sub>B</sub> , Previous Message was discarded.
P	0	rh	Parity Bit Odd Parity Bit.



#### **Register Description**

#### **Primary Read/Write Register**

This register provides a readable and writable address space for data integrity test during runtime. This register is not associated with any hardware functionality.

PRW Primary Read/Write Register			Offse 09 <sub>H</sub>		ıp Value .a.	Reset Value 0001 <sub>H</sub>	
15					_	,	8
			RW	VAL			
			n	W	<b>-</b>	•	•
7					2	1	0
	1	RW'	VAL	1	1	LMI	Р
	_	n	W			rh	rh

Field	Bits	Туре	Description
RWVAL	15:2	rw	<b>Data Integrity Test Register</b> This bit field is "don't care" for the device.
LMI	1	rh	Last Message Invalid Flag This bit indicates if the last received SPI Message was correctly processed by the device.  0 <sub>B</sub> noError, Previous Message processed correctly.  1 <sub>B</sub> error, Previous Message not processed.
P	0	rh	Parity Bit Odd Parity Bit.



#### **Register Description**

#### **Primary Pin Status Register**

This register provides status information on the I/Os of the primary chip.

PPIN Primary Pir	n Status Regist	er		Offset 0A <sub>H</sub>		p Value .a.	Reset Value 0020 <sub>H</sub>	
15						9	8	
	•	'	0	'	·		Res	
7	6	5	r 4	3	2	1	rh 0	
Res	NFLTBL	NFLTAL	ENL	INSTPL	INPL	LMI	Р	
rh	rh	rh	rh	rh	rh	rh	rh	
Field		Bits	Туре	Description				
0		15:9	r	Reserved Read as 0 <sub>B</sub> .				
Res	Res 8:7 rh		rh	Reserved This bit field is reserved.				
NFLTBL		6	rh		tes the logica <i>ı-</i> level is dete	cted.	on pin <b>NFLTB</b> .	
NFLTAL		5	rh	<ul> <li>1<sub>B</sub> high, High-level is detected.</li> <li>NFLTA pin Level</li> <li>This bit indicates the logical level read on pin NFLT</li> <li>0<sub>B</sub> low, Low-level is detected.</li> <li>1<sub>B</sub> high, High-level is detected.</li> </ul>			on pin <b>NFLTA</b> .	
ENL		4	rh		tes the logica <i>ı-</i> level is dete gh-level is det	cted.	on pin <b>EN</b> .	
INSTPL		3	rh	INSTP Pin Lev This bit indicar 0 <sub>B</sub> low, Low	rel	l level read c cted.	on pin <b>INSTP</b> .	
INPL		2	rh	INP Pin Level				

 $0_{\rm B}$ 

This bit indicates the logical level read on pin INP.

**low**, Low-level is detected.

**high**, High-level is detected.



Field	Bits	Туре	Description
LMI	1	rh	Last Message Invalid Notification This bit indicates if the last received SPI Message was correctly processed by the device.  O <sub>B</sub> noError, Previous Message was processed correctly.  1 <sub>B</sub> error, Previous Message was discarded.
P	0	rh	Parity Bit Odd Parity Bit.



#### **Register Description**

#### **Primary Clock Supervision Register**

This register shows the result of the Primary Clock Supervision function.

PCS Primary Clock Supervision Register			Offset 0B <sub>H</sub>		p Value .a.	Reset Value 0001 <sub>H</sub>	
15	<b>T</b>	,				Г	8
			CS1	· ·			
7	1		rh	,	2	1	0
		'	)			LMI	Р
	<u> </u>	<u> </u>	r	I		rh	rh

Field	Bits	Туре	Description
CS1	15:8	rh	Primary Clock Supervision This bit field is written by hardware by the Primary Clock Supervision function and gives the number of measured OSC1 clock cycles.  Note: Thisbitfieldcanbeclearedbysettingbit
			PCTRL.CLRP.
0	7:2	r	Reserved Read as 0 <sub>B</sub> .
LMI	1	rh	Last Message Invalid Notification This bit indicates if the last received SPI Message was correctly processed by the device.  O <sub>B</sub> , Previous Message was processed correctly.  1 <sub>B</sub> , Previous Message was discarded.
P	0	rh	Parity Bit
			Odd Parity Bit.

# infineon

#### **Register Description**

### **4.2** Secondary Registers Description

#### **Secondary ID Register**

This register contains the identification number of secondary chip version.

SID Secondary ID F	Register		Offset 10 <sub>H</sub>		ip Value .a.	Reset Value 8911 <sub>H</sub>
15			, ,		,	8
		SV	ERS			
	•		r			
7	ı	4	3	2	<u>1</u>	0
	SVERS		d		LMI	Р
•	r	•	r	•	rh	rh

Field	Bits	Туре	Description
SVERS	15:4	r	Secondary Chip Identification This bit field defines the version of the secondary chip. This bit field is hard-wired.
0	3:2	r	Reserved Read as 0 <sub>B</sub> .
LMI	1	rh	Last Message Invalid Notification This bit indicates if the last received SPI Message was correctly processed by the device.  0 <sub>B</sub> , Previous Message was processed correctly.  1 <sub>B</sub> , Previous Message was discarded.
P	0	rh	Parity Bit Odd Parity Bit.



#### **Register Description**

#### **Secondary Status Register**

This register contains information on the status of the device.

SSTAT Secondary S	SSTAT Secondary Status Register			Offset 11 <sub>H</sub>		p Value .a.	Reset Value 0001 <sub>H</sub>
15	14	13	12	11	10	9	8
R	es	0	HZ	0	DBG	OI	РМ
r	h	r	rh	r	rh	r	h
7	6	5	4	3	2	1	0
ОРМ	FLTBS	FLTAS	PWM	C	)	LMI	P
rh	rh	rh	rh	r	r	rh	rh

Field	Bits	Type	Description
Res	15:14	rh	Reserved
			This bit field is reserved.
0	13	r	Reserved
			Read as 0 <sub>B</sub> .
HZ	12	rh	Output Stage Status
			This bit indicates the state of the output stage.
			0 <sub>B</sub> <b>normal</b> , The output stage is operating normally.
			1 <sub>B</sub> <b>tristate</b> , The output stage is tristated.
0	11	r	Reserved
			Read as 0 <sub>B</sub> .
DBG	10	rh	Debug Mode Active Flag
			This bit indicates if the Debug Mode is active.
			0 <sub>B</sub> <b>notSet</b> , Debug Mode is not active.
			1 <sub>B</sub> <b>set</b> , Debug Mode is active.
ОРМ	9:7	rh	Operating Mode
			This bit field indicates in which operating mode is
			active. The coding is identical to <b>PSTAT2.OPM</b> .
			The bits are volatile. The recommended read out
			should be via <b>PSTAT2.OPM</b> .
FLTBS	6	rh	Event Class B Status
			This bit indicates if the conditions leading to an Event
			Class B are detected.
			0 <sub>B</sub> <b>notSet</b> , Event conditions are not met.
			1 <sub>B</sub> <b>set</b> , Event conditions are met.
FLTAS	5	rh	Event Class A Status
			This bit indicates if the conditions leading to an Event
			Class A are detected.
			0 <sub>B</sub> <b>notSet</b> , Event conditions are not met.
			1 <sub>B</sub> <b>set</b> , Event conditions are met.



Field	Bits	Туре	Description			
PWM	4 rh		PWM Command Status  This bit indicates the status of the PWM command received from the primary side.  O <sub>B</sub> off, PWM OFF command is detected.  1 <sub>B</sub> on, PWM ON command is detected.			
0	3:2	r	Reserved Read as 0 <sub>B</sub> .			
LMI	1	rh	Last Message Invalid Notification This bit indicates if the last received SPI Message was correctly processed by the device.  O <sub>B</sub> , Previous Message was processed correctly.  1 <sub>B</sub> , Previous Message was discarded.			
P	0	rh	Parity Bit Odd Parity Bit.			



#### **Register Description**

#### **Secondary Second Status Register**

This register contains information on the status of the device.

SSTAT2 Secondary Second Status Register				Offset 12 <sub>H</sub>	Wakeup n.a		Reset Value C001 <sub>H</sub>
15	14	13	12	11	10	9	8
AMCLPL	DACLPL	GC2	GC1	OVLO3M	UVLO3M	OVLO2M	UVLO2M
rh	rh	rh	rh	rh	rh	rh	rh
7	6	5	4	3	2	1	0
0	OCPC1	OSDL	DSATC	(	)	LMI	Р
r	rh	rh	rh		r	rh	rh

Field	Bits	Туре	Description
AMCLPL	15	rh	AMCLP Pin output Level This bit indicates the level read at pin AMCLP.  0 <sub>B</sub> low, AMCLP level is Low.  1 <sub>B</sub> high, AMCLP level is High.
DACLPL	14	rh	DACLP Pin output level This bit indicates the level read at pin DACLP.  0 <sub>B</sub> low, DACLP level is Low.  1 <sub>B</sub> high, DACLP level is High.
GC2	13	rh	Gate Second Comparator Status  This bit shows the output of the second comparator of the Gate Monitoring function.  0 <sub>B</sub> belowVgate2, GATE voltage is below V <sub>GATE2L</sub> .  1 <sub>B</sub> aboveVgate2, GATE voltage is above V <sub>GATE2H</sub> .
GC1	12	rh	Gate First Comparator Status This bit indicates the output of the first comparator of the Gate Monitoring function.  0 <sub>B</sub> belowVgate1, GATE voltage is below V <sub>GATE1L</sub> .  1 <sub>B</sub> aboveVgate1, GATE voltage is above V <sub>GATE1H</sub> .
OVLO3M	11	rh	OVLO3 Event This bit indicates the result of the OVLO3 monitoring function.  0 <sub>B</sub> noError, No failure condition is detected.  1 <sub>B</sub> error, One failure condition is detected.
UVLO3M	10	rh	UVLO3 Event This bit indicates the result of the UVLO3 monitoring function.  0 <sub>B</sub> noError, No failure condition is detected.  1 <sub>B</sub> error, One failure condition is detected.



Field	Bits	Туре	Description
OVLO2M	9	rh	OVLO2 Monitoring Result  This bit indicates the result of the OVLO2 monitoring function.  O <sub>B</sub> noError, No failure condition is detected.  1 <sub>B</sub> error, One failure condition is detected.
UVLO2M	8	rh	UVLO2 Monitoring Result This bit indicates the result of the UVLO2 monitoring function.  0 <sub>B</sub> noError, No failure condition is detected.  1 <sub>B</sub> error, One failure condition is detected.
0	7	r	<b>Reserved</b> Read as $0_B$ .
OCPC1	6	rh	OCP Comparator Result This bit indicates the (blanked) output of the comparator of the OCP function.  0 <sub>B</sub> belowThreshold, OCP voltage is below V <sub>OCPD1</sub> .  1 <sub>B</sub> aboveThreshold, OCP voltage is above V <sub>OCPD1</sub> .
OSDL	5	rh	OSD Level This bit indicates the level read at pin OSD.  0 <sub>B</sub> low, OSD level is Low.  1 <sub>B</sub> high, OSD level is High.
DSATC	4	rh	DESAT Comparator Result This bit indicates the output of the comparator of the DESAT function.  0 <sub>B</sub> belowThreshold, DESAT voltage is below the internal threshold.  1 <sub>B</sub> aboveThreshold, DESAT voltage is above the internal threshold.
0	3:2	r	<b>Reserved</b> Read as $0_B$ .
LMI	1	rh	Last Message Invalid Notification This bit indicates if the last received SPI Message was correctly processed by the device.  O <sub>B</sub> , Previous Message was processed correctly.  1 <sub>B</sub> , Previous Message was discarded.
P	0	rh	Parity Bit Odd Parity Bit.



#### **Register Description**

#### **Secondary Error Register**

This register provides information on the error status of the device.

SER Secondary Error Register				Offset Wakeup 13 <sub>H</sub> n.		-	Reset Value 8000 <sub>H</sub>
15	14	13	12	11	10	9	8
RST2	OCPER	DESATER	UVLO2ER	OVLO2ER	UVLO3ER	VMTO	О2МТО
rhs	rhs	rhs	rhs	rhs	rhs	rhs	rhs
7	6	5	4	3	2	1	0
OVLO3ER	DBTO	OSTER	CER2		0	LMI	Р
rhs	rhs	rhs	rhs		r	rh	rh

Field	Bits	Type	Description
RST2	15	rhs	Secondary Hard Reset Flag
			This bit indicates if a hard reset event has been
			detected on the secondary chip (due to a V
			<sub>CC2</sub> power-up).
			This bit is sticky.
			0 <sub>B</sub> <b>notSet</b> , No hard reset event has been detected.
			$1_B$ <b>set</b> , A hard reset event has been detected.
OCPER	14	rhs	OCP Error Flag
			This bit indicates if an OCP event has been detected.
			This bit is sticky.
			Note: This bit can not be cleared while an error
			condition is active (bit <b>SSTAT2.OCPC1</b> set).
			0 <sub>B</sub> <b>notSet</b> , No event has been detected.
			1 <sub>B</sub> <b>set</b> , An event has been detected.
DESATER	13	rhs	DESAT Error Flag
			This bit indicates if a DESAT event has been detected.
			This bit is sticky.
			0 <sub>B</sub> <b>notSet</b> , No event has been detected.
			<b>set</b> , An event has been detected.



Field	Bits	Type	Description
UVLO2ER	12	rhs	This bit indicates if an Undervoltage Lockout event (on V <sub>CC2</sub> ) has been detected. This bit is sticky.  Note: This bit can not be cleared while an error condition is active (bit SSTAT2.UVLO2M set).  O <sub>B</sub> notSet, No event has been detected. 1 <sub>B</sub> set, An event has been detected.
OVLO2ER	11	rhs	OVLO2 Error Flag This bit indicates if an Overvoltage Lockout event (on V <sub>CC2</sub> ) has been detected. This bit is sticky.  Note: This bit can not be cleared while an error condition is active (bit SSTAT2.OVLO2M set).  O <sub>B</sub> notSet, No event has been detected. 1 <sub>B</sub> set, An event has been detected.
UVLO3ER	10	rhs	UVLO3 Error Flag This bit indicates if an Undervoltage Lockout event (on V <sub>EE2</sub> ) has been detected. This bit is sticky.  Note: This bit can not be cleared while an error condition is active (bit SSTAT2.UVLO3M set).  0 <sub>B</sub> notSet, No event has been detected. 1 <sub>B</sub> set, An event has been detected.
VMTO	9	rhs	Verification Mode Time-Out Event Flag This bit indicates if time-out event in Verification Mode has been detected. This bit is sticky.  0 <sub>B</sub> notSet, No event has been detected.  1 <sub>B</sub> set, An event has been detected.
О2МТО	8	rhs	OVLO2 Mode Time Out This bit indicates a OVLO2 Mode Timeout occured. This bit is sticky.  0 <sub>B</sub> notSet, No event has been detected.  1 <sub>B</sub> set, An event has been detected.



Field	Bits	Туре	Description
OVLO3ER	7	rhs	OVLO3 Error Flag This bit indicates if an Overvoltage Lockout event (on V <sub>EE2</sub> ) has been detected. This bit is sticky.  Note: This bit can not be cleared while an error condition is active (bit SSTAT2.OVLO3M set).  O <sub>B</sub> notSet, No event has been detected.
			1 <sub>B</sub> <b>set</b> , An event has been detected.
DBTO	6	rhs	This bit indicates a DESAT Blanking Time Timeout occured.  Note: This bit is a sticky.  O <sub>B</sub> notSet, No event has been detected.
			1 <sub>B</sub> <b>set</b> , An event has been detected.
OSTER	5	rhs	Output Stage Tristate Event Flag This bit indicates if an output stage tristate event has been detected. This bit is sticky.  Note: This bit can not be cleared if bit SSTAT.HZ is set.  O <sub>B</sub> notSet, No event has been detected.
CER2	4	rhs	<ul> <li>1<sub>B</sub> set, An event has been detected.</li> <li>Communication Error Secondary Flag         This indicates if a loss of communication event with the primary chip has been detected by the secondary chip.         This bit is sticky.         </li> <li>0<sub>B</sub> notSet, No event has been detected.</li> <li>1<sub>B</sub> set, An event has been detected.</li> </ul>
0	3:2	r	Reserved Read as $0_B$ .
LMI	1	rh	Last Message Invalid Notification This bit indicates if the last received SPI Message was correctly processed by the device.  0 <sub>B</sub> , Previous Message was processed correctly.  1 <sub>B</sub> , Previous Message was discarded.
P	0	rh	Parity Bit Odd Parity Bit.



#### **Register Description**

#### **Secondary Configuration Register**

This register is used to select the configuration of the device.

SCFG Secondary Configuration Register				Offset 14 <sub>H</sub>	Wakeup n.		Reset Value 0190 <sub>H</sub>
15			12	11	10	9	8
	AM(	CLD	1	UVLO3D	TOSEN	PSEN	DSTCEN
	rw			rw	rw	rw	rw
7	6	5	4	3	2	1	0
OVLO3D	0	Res	VBEC	(	)	LMI	Р
rw	r	rwh	rw	ı	ſ	rh	rh

Field	Bits	Type	Description
AMCLD	15:12	rw	Active Miller Clamping Delay This bit field defines the turn on delay $t_{AMCDel}$ . For range $0_H$ - $F_H$ the following formular can be used [formular: value*2/fclk2; unit:Seconds].  Note: This bit field is parity protected. $0_H$ disabled, AMCLP delay disabled.
UVLO3D	11	rw	UVLO3 Function disabled This bit disables UVLO3 monitoring.  Note: This bit field is parity protected.  O <sub>B</sub> enabled, UVLO3 monitoring is enabled. (default) 1 <sub>B</sub> disabled, UVLO3 monitoring is disabled.
TOSEN	10	rw	Verification Mode Time-Out Duration This bit selects the duration of the verification mode timeout.  0 <sub>B</sub> regular, Regular time-out value (typ. 15 ms). 1 <sub>B</sub> slow, Slow time-out value (typ. 60 ms).
PSEN	9	rw	Pulse Suppressor Enable This bit enables the internal pulse suppressor.  0 <sub>B</sub> disabled, Pulse suppressor is disabled. (default)  1 <sub>B</sub> enabled, Pulse suppressor is enabled.
DSTCEN	8	rw	DESAT Clamping Enable This bit enables the internal clamping (to GND2) of the DESAT pin during PWM OFF commands.  0 <sub>B</sub> disabled, DESAT clamping is disabled.  1 <sub>B</sub> enabled, DESAT clamping is enabled. (default)



Field	Bits	Type	Description			
OVLO3D	7	rw	OVLO3 Function disabled This bit disables OVLO3 function.  Note: This bit field is parity protected.  O <sub>B</sub> enabled, OVLO3 is enabled. 1 <sub>B</sub> disabled, OVLO3 is disabled. (default)			
Res	6	rwh	<b>Reserved</b> This bit field is reserved and shall be written with $0_B$ .			
0	5	r	<b>Reserved</b> Read as $0_B$ .			
VBEC	4	rw	VBE Compensation Enable This bit enables the V <sub>BE</sub> compensation of the TTOFF, TTON and WTO plateau levels.  0 <sub>B</sub> disabled, V <sub>BE</sub> Compensation disabled.  1 <sub>B</sub> enabled, V <sub>BE</sub> Compensation enabled. (default)			
0	3:2	r	Reserved Read as 0 <sub>B</sub> .			
LMI	1	rh	Last Message Invalid Notification This bit indicates if the last received SPI Message was correctly processed by the device.  O <sub>B</sub> , Previous Message was processed correctly.  1 <sub>B</sub> , Previous Message was discarded.			
P	0	rh	Parity Bit Odd Parity Bit.			



#### **Register Description**

#### Secondary DESAT Blanking Time Register 1

This register configures the blanking time of the DESAT function.

SDESAT1 Secondary DESAT Blanking Time Register			Offset 15 <sub>H</sub>		p Value .a.	Reset Value 2000 <sub>H</sub>	
15						Г	8
	1		DSA	TBT			
7			r	w	2	1	0
		(	0		-	LMI	P
	•		r			rh	rh

Field	Bits	Туре	Description
DSATBT	15:8	rw	This bit field defines the blanking time of the DESAT function (in OSC2 clock cycles). If the DESAT function is used, a value of at least A <sub>H</sub> shall be programmed. [formula: (value+2)/fclk2; unit:Seconds]  Note: This bit field is parity protected.
0	7:2	r	Reserved Read as 0 <sub>B</sub> .
LMI	1	rh	Last Message Invalid Notification This bit indicates if the last received SPI Message was correctly processed by the device.  O <sub>B</sub> , Previous Message was processed correctly.  1 <sub>B</sub> , Previous Message was discarded.
P	0	rh	Parity Bit Odd Parity Bit.



#### **Register Description**

#### **Secondary Control Register**

This register is used to control the device during run-time.

SCTRL Secondary Control Register			Offset 16 <sub>H</sub>		p Value .a.	Reset Value 0001 <sub>H</sub>	
15	14	13	12	11	10		8
DTSELS	DTRS	DTSS	0	CLRS		0	
rh	rh	rh	rh	rh		rh	
7	6	5	4	3	2	1	0
0	O2MSELS	O2MRS	O2MSS		0	LMI	Р
rh	rh	rh	rh	·	r	rh	rh

Field	Bits	Туре	Description
DTSELS	15	rh	Secondary Desat Timing Selection Status This bit indicates which value for the DESAT function is selected.  0 <sub>B</sub> sdesat0Active, SDESAT0 is active. 1 <sub>B</sub> sdesat1Active, SDESAT1 is active.
DTRS	14	rh	Secondary Desat Timing Refresh Request This bit is used to refresh the DESAT timing watchdog.  Note: This bit field is a mirror of PCTRL.DTRP.  O <sub>B</sub> noAction, No action. 1 <sub>B</sub> refresh, Request a refresh of watchdog.
DTSS	13	rh	Secondary Desat Timing Selection Request This bit indicates which timnig value for the DESAT function is requested.  Note: This bit field is a mirror of PCTRL.DTSP.  O <sub>B</sub> sdesat0Request, SDESAT0 selection request. 1 <sub>B</sub> sdesat1Request, SDESAT1 selection request.
0	12	rh	Reserved Read as 0 <sub>B</sub> .
CLRS	11	rh	Secondary Clear Request Bit This bit is set by writing PCTRL.CLRS.
0	10:7	rh	Reserved Read as 0 <sub>B</sub> .



Field	Bits	Type	Description
O2MSELS	6	rh	Secondary OVLO2 Mode Selection Status This bit indicates which value for the OVLO2 mode is selected.  O <sub>B</sub> classBEvent, OVLO2 generation of class B event selected.  1 <sub>B</sub> classCEvent, OVLO2 generation of class C event selected.
O2MRS	5	rh	Secondary OVLO2 Mode Refresh Request This bit is used to refresh the OVLO2 timing watchdog.  Note: This bit field is a mirror of PCTRL2.O2MRP.  O <sub>B</sub> noAction, No action. 1 <sub>B</sub> refresh, Request a refresh of watchdog.
O2MSS	4	rh	Secondary OVLO2 Mode Selection Request This bit indicates which mode for the OVLO2 function is requested to be selected.  Note: This bit field is a mirror of PCTRL2.02MSP.  0 <sub>B</sub> modeB, selection request. 1 <sub>B</sub> modeC, selection request.
0	3:2	r	Reserved Read as 0 <sub>B</sub> .
LMI	1	rh	Last Message Invalid Notification This bit indicates if the last received SPI Message was correctly processed by the device.  O <sub>B</sub> , Previous Message was processed correctly.  1 <sub>B</sub> , Previous Message was discarded.
P	0	rh	Parity Bit Odd Parity Bit.

### $\mathbf{EiceDRIVER}^{\mathsf{TM}}\,\mathbf{SIL}$ 1EDI2004AS



#### **Register Description**

#### **Secondary Supervision Function Control Register**

This register is used to trigger the verification functions on the secondary side.

SSCR Secondary Supervision Function Control Register			Offset 17 <sub>H</sub>		p Value .a.	Reset Value 0001 <sub>H</sub>
15		,			•	8
		C	)			
7		r 4	3	2	1	0
	VFS2	-	0		LMI	Р
	rwh	•	r		rh	rh

Field	Bits	Type	Description
0	15:8	r	Reserved
			Read as 0 <sub>B</sub> .
VFS2	7:4	rwh	Secondary Verification Function Selection This bit field is used to activate the secondary verification function. All other bit combinations are reserved.  Note: The selection defined by this bit field is only effective when the device enters Mode OPM5. This bit field is automatically cleared when entering OPM1.  OH disabled, No function activated.  1H desatLevel1, DESAT Supervision Level 1 active.  2H desatLevel2, DESAT Supervision Level 2 active.  3H ocpLevel1, OCP Supervision Level 1 active.  4H uvlo2Enabled, UVLO2 Supervision active.  5H ovlo2Enabled, OVLO2 Supervision active.  6H uvlo3Enabled, OVLO3 Supervision active.  7H ovlo3Enabled, OVLO3 Supervision active.  8H tcf, TCF function active.  9H desatLevel3, DESAT Supervision Level 3 active.  AH ocpLevel3, OCP Supervision Level 3 active.
0	3:2	r	Reserved Read as 0 <sub>B</sub> .
LMI	1	rh	Last Message Invalid Notification This bit indicates if the last received SPI Message was correctly processed by the device.  O <sub>B</sub> , Previous Message was processed correctly.  1 <sub>B</sub> , Previous Message was discarded.



Field	Bits	Туре	Description
P	0	rh	Parity Bit
			Odd Parity Bit.



#### **Register Description**

#### Secondary DESAT Blanking Time Register 0

This register configures the blanking time of the DESAT function.

SDESATO Secondary DESAT Blanking Time Register		Offset 18 <sub>H</sub>		p Value .a.	Reset Value 1000 <sub>H</sub>		
15		,				Г	8
			DSA	TBT			
7			r	w	2	1	0
·		(	0		<del>-</del>	LMI	P
	•		r			rh	rh

Field	Bits	Туре	Description
DSATBT	15:8	rw	This bit field defines the blanking time of the DESAT function (in OSC2 clock cycles). If the DESAT function is used, a value of at least A <sub>H</sub> shall be programmed. [formular: (value+2)/fclk2; unit:Seconds]  Note: This bit field is parity protected.
0	7:2	r	Reserved Read as 0 <sub>B</sub> .
LMI	1	rh	Last Message Invalid Notification This bit indicates if the last received SPI Message was correctly processed by the device.  O <sub>B</sub> , Previous Message was processed correctly.  1 <sub>B</sub> , Previous Message was discarded.
P	0	rh	Parity Bit Odd Parity Bit.



## **Register Description**

## **Secondary OCP Blanking Time Register**

This register configures the blanking time of the OCP function.

SOCP Secondary C	OCP Blanking	Time Registe	r	Offset 19 <sub>H</sub>		p Value .a.	Reset Value 0001 <sub>H</sub>
15		_					8
			ОСРЕ	ВТ			
			rw				
7					2	1	0
	1	' '	) )	'	1	LMI	Р
			r			rh	rh

Field	Bits	Туре	Description
ОСРВТ	15:8	rw	OCP Blanking Time Value This bit field defines the blanking time of the OCP function (in OSC2 clock cycles). [formular: (value+2)/fclk2; unit:Seconds]
			Note: This bit field is parity protected. A value greater 0 need to be programmed if OCP feature is used. The maximum value should be 0xFE. It should be considered that there is a jitter of max. +1 OSC2 clock cycle.  O <sub>H</sub> <b>disabled</b> , Digital blanking time generation disabled.
0	7:2	r	Reserved Read as 0 <sub>B</sub> .
LMI	1	rh	Last Message Invalid Notification This bit indicates if the last received SPI Message was correctly processed by the device.  O <sub>B</sub> , Previous Message was processed correctly.  1 <sub>B</sub> , Previous Message was discarded.
P	0	rh	Parity Bit Odd Parity Bit.

## $\mathbf{EiceDRIVER}^{\mathsf{TM}}\,\mathbf{SIL}$ 1EDI2004AS



#### **Register Description**

## **Secondary Regular TTOFF Configuration Register**

This register shows the configuration of the TTOFF function for regular turn-off.

SRTTOF Secondary R	tegular TTOFF	- Configuratio	on Register	Offset 1A <sub>H</sub>		p Value .a.	Reset Value 00E0 <sub>H</sub>
15							8
	1	1	RTV.	AL		1	1
			r٧	V			
7		5	4	3	2	1	0
	GPR	1		0		LMI	Р
	rw			r		rh	rh

Field	Bits	Type	Description
RTVAL	15:8	rw	Gate Regular TTOFF delay  This bit field defines the TTOFF delay for a regular turn- off (in SSOSC2 clock cycles). Writing 00 <sub>H</sub> to this field deactivates the TTOFF function for regular turn-off. If used, a minimal value of at least 2 <sub>H</sub> has to be programmed.[formular: value/fclk2; unit:Seconds]  Note: This bit field is parity protected.
			1 71
GPR	7:5	rw	Gate Regular TTOFF Plateau voltage This bit field defines the TTOFF plateau voltage for regular turn-off sequences. For voltage levels see Table 56.  Note: This bit field is parity protected.  O <sub>H</sub> gpof0, V <sub>GPOF0</sub> selected.  1 <sub>H</sub> gpof1, V <sub>GPOF1</sub> selected.  2 <sub>H</sub> gpof2, V <sub>GPOF2</sub> selected.  3 <sub>H</sub> gpof3, V <sub>GPOF3</sub> selected.  4 <sub>H</sub> gpof4, V <sub>GPOF3</sub> selected.  5 <sub>H</sub> gpof5, V <sub>GPOF5</sub> selected.  5 <sub>H</sub> gpof6, V <sub>GPOF5</sub> selected.  6 <sub>H</sub> gpof7, V <sub>GPOF7</sub> selected.
0	4:2	r	Reserved Read as 0 <sub>B</sub> .
LMI	1	rh	Last Message Invalid Notification This bit indicates if the last received SPI Message was correctly processed by the device.  O <sub>B</sub> , Previous Message was processed correctly.  1 <sub>B</sub> , Previous Message was discarded.



# **Register Description**

Field	Bits	Туре	Description
P	0	rh	Parity Bit
			Odd Parity Bit.

## $\mathbf{EiceDRIVER}^{\mathsf{TM}}\,\mathbf{SIL}$ 1EDI2004AS



## **Register Description**

## **Secondary Safe TTOFF Configuration Register**

This register shows the configuration of the TTOFF function for safe turn-off.

SSTTOF Secondary S	afe TTOFF Co	nfiguration R	Register	Offset 1B <sub>H</sub>		p Value .a.	Reset Value 2000 <sub>H</sub>
15	T	Г					8
			STV	AL			
			rv	N			
7		5	4		2	1	0
	GPS	1		0	1	LMI	Р
	rw			r		rh	rh

Field	Bits	Type	Description			
STVAL	15:8	rw	Gate Safe TTOFF delay This bit field defines the TTOFF delay for a safe turn-off (in OSC2 clock cycles). Writing 00 <sub>H</sub> to this field deactivates the TTOFF function for safe turn-off. if used, a minimal value of at least 0A <sub>H</sub> has to be programmed. [formular: value/fclk2; unit:Seconds]			
			Notes			
			<ol> <li>In OPM5 and OPM6, it is recommended to have this bit field programmed to 0<sub>H</sub>.</li> <li>In OPM4, when safe two level turn off is used, bit field STVAL shall be programmed with a higher value than field SRTTOF.RTVAL.</li> <li>This bit field is parity protected.</li> </ol>			
GPS	7:5	rw	Gate Safe TTOFF Plateau Voltage This bit field defines the TTOFF plateau voltage for safturn-off sequences. Coding is identical to SRTTOF.GPR.			
			Note: In OPM4, bit field <b>GPS</b> shall be programmed with a value smaller or equal than field <b>SRTTOF.GPR</b> . This bit field is parity protected.			
0	4:2	r	Reserved Read as 0 <sub>B</sub> .			
LMI	1	rh	Last Message Invalid Notification This bit indicates if the last received SPI Message was correctly processed by the device.  O <sub>B</sub> , Previous Message was processed correctly.  1 <sub>B</sub> , Previous Message was discarded.			



# **Register Description**

Field	Bits	Туре	Description
P	0	rh	Parity Bit
			Odd Parity Bit.



## **Register Description**

## **Secondary DACLP Activation Configuration Register**

This register defines the activation time of signal **DACLP**.

SACLT Secondary A	ctive Clampii	ng Configurat	ion Register	Offset 1E <sub>H</sub>		p Value .a.	Reset Value 2600 <sub>H</sub>
15							8
	'		AT				
	•		rw				
7					2	1	0
	1	' (	)	'	1	LMI	Р
·	_		r	_		rh	


Field	Bits	Type	Description
AT	15:8	rw	Activation time This bit field defines the activation time for signal DACLP (In OSC2 clock cycles) in the range from 0A <sub>H</sub> to FE <sub>H</sub> [formular: value/fclk2; unit:Seconds]. The range from 01 <sub>H</sub> 09 <sub>H</sub> is reserved. During regular off a additional delay of max. 235ns is added to the formular.  Note: This bit field is parity protected.  00 <sub>H</sub> high, The signal DACLP is constant high. FF <sub>H</sub> low, The signal DACLP is constant low.
0	7:2	r	Reserved Read as $0_B$ .
LMI	1	rh	Last Message Invalid Notification This bit indicates if the last received SPI Message was correctly processed by the device.  O <sub>B</sub> , Previous Message was processed correctly.  1 <sub>B</sub> , Previous Message was discarded.
P	0	rh	Parity Bit Odd Parity Bit.



#### **Register Description**

## **Secondary Clock Supervision Register**

This register is for internal purpose only.



Field	Bits	Туре	Description
CS2	15:8	rh	Secondary Clock Supervision This bit field is written by hardware by the TCF function and gives the number of measured Start Stop Oscillator clock cycles. [formular: value/fclk2; unit:Seconds]
0	7:2	r	Reserved Read as 0 <sub>B</sub> .
LMI	1	rh	Last Message Invalid Notification This bit indicates if the last received SPI Message was correctly processed by the device.  O <sub>B</sub> , Previous Message was processed correctly.  1 <sub>B</sub> , Previous Message was discarded.
P	0	rh	Parity Bit Odd Parity Bit.



## **Register Description**

## 4.3 Read / Write Address Ranges

**Table 37** summarizes which register is accessible with a READ command for a given operating mode.

Table 37 Read Access Validity

PID         X		OPM0/1	OPM2	ОРМ3	OPM4	ОРМ5	ОРМ6
PSTAT2         X <td>PID</td> <td>Х</td> <td>Х</td> <td>Х</td> <td>Х</td> <td>Х</td> <td>X</td>	PID	Х	Х	Х	Х	Х	X
PER         X	PSTAT	Х	Х	Х	Х	Х	Х
PCFG         X	PSTAT2	Х	Х	Χ	Х	Х	Х
PCTRL         X <td>PER</td> <td>Х</td> <td>Х</td> <td>Χ</td> <td>Х</td> <td>Х</td> <td>Х</td>	PER	Х	Х	Χ	Х	Х	Х
PCTRL2         X <td>PCFG</td> <td>Х</td> <td>Х</td> <td>Χ</td> <td>Х</td> <td>Х</td> <td>Х</td>	PCFG	Х	Х	Χ	Х	Х	Х
PSCR         X	PCTRL	Х	Х	Х	Х	Х	Х
PRW         X	PCTRL2	Х	Х	Х	Х	Х	Х
PPIN         X	PSCR	Х	Х	Χ	Х	Х	Х
No.   No.	PRW	Х	Х	Х	Х	Х	X
SID     X     X     X     X     X     X     X^1)       SSTAT     X     X     X     X     X^1)     X     X^1)       SSTAT2     X     X     X     X     X^1)     X     X^1)       SER     X     X     X     X     X^1)     X     X^1)       SCFG     X     X     X     X     X^1)     X     X^1)       SDESAT1     X     X     X     X     X^1)     X     X^1)       SCTRL     X     X     X     X     X^1)     X     X^1)       SSCR     X     X     X     X     X^1)     X     X^1)       SDESAT0     X     X     X     X     X^1)     X     X^1)       SOCP     X     X     X     X     X^1)     X     X^1)       SRTTOF     X     X     X     X     X^1)     X     X^1)       SACLT     X     X     X     X     X^1)     X     X^1)	PPIN	Х	Х	Х	Х	Х	X
SSTAT         X         X         X         X         X^1)         X         X^1)           SSTAT2         X         X         X         X         X^1)         X         X^1)           SER         X         X         X         X         X^1)         X         X^1)           SCFG         X         X         X         X         X^1)         X         X^1)           SDESAT1         X         X         X         X         X^1)         X         X^1)           SCTRL         X         X         X         X         X^1)         X         X^1)           SSCR         X         X         X         X         X^1)         X         X^1)           SDESAT0         X         X         X         X         X^1)         X         X^1)           SOCP         X         X         X         X         X^1)         X         X^1)           SRTTOF         X         X         X         X         X^1)         X         X^1)           SACLT         X         X         X         X         X^1)         X         X^1)	PCS	Х	Х	Х	Х	Х	Х
SSTAT         X         X         X         X         X^1)         X         X^1)           SSTAT2         X         X         X         X         X^1)         X         X^1)           SER         X         X         X         X         X^1)         X         X^1)           SCFG         X         X         X         X         X^1)         X         X^1)           SDESAT1         X         X         X         X         X^1)         X         X^1)           SCTRL         X         X         X         X         X^1)         X         X^1)           SSCR         X         X         X         X         X^1)         X         X^1)           SDESAT0         X         X         X         X         X^1)         X         X^1)           SOCP         X         X         X         X         X^1)         X         X^1)           SRTTOF         X         X         X         X         X^1)         X         X^1)           SACLT         X         X         X         X         X^1)         X         X^1)		,	1	<u>'</u>	<u>'</u>	<u>'</u>	
SSTAT2         X         X         X         X         X^1)         X         X^1)           SER         X         X         X         X         X^1)         X         X^1)           SCFG         X         X         X         X         X^1)         X         X^1)           SDESAT1         X         X         X         X^1)         X         X^1)           SCTRL         X         X         X         X^1)         X         X^1)           SSCR         X         X         X         X^1)         X         X^1)           SDESAT0         X         X         X         X^1)         X         X^1)           SOCP         X         X         X         X^1)         X         X^1)           SRTTOF         X         X         X         X^1)         X         X^1)           SACLT         X         X         X         X^1)         X         X^1)	SID	Х	Х	Χ	X <sup>1)</sup>	Х	X <sup>1)</sup>
SER         X         X         X         X         X <sup>1</sup> X         X <sup>1</sup> SCFG         X         X         X         X         X <sup>1</sup> X         X <sup>1</sup> SDESAT1         X         X         X         X         X <sup>1</sup> X         X <sup>1</sup> SCTRL         X         X         X         X         X <sup>1</sup> X         X <sup>1</sup> SSCR         X         X         X         X         X <sup>1</sup> X         X <sup>1</sup> SDESAT0         X         X         X         X         X         X         X         X <sup>1</sup> SOCP         X         X         X         X         X         X         X         X           SRTTOF         X         X         X         X         X         X         X         X         X           SACLT         X         <	SSTAT	Х	Х	Х	X <sup>1)</sup>	Х	X <sup>1)</sup>
SCFG         X         X         X         X         X <sup>1</sup> X         X <sup>1</sup> SDESAT1         X         X         X         X         X <sup>1</sup> X         X <sup>1</sup> SCTRL         X         X         X         X         X <sup>1</sup> X         X <sup>1</sup> SSCR         X         X         X         X         X <sup>1</sup> X         X <sup>1</sup> SDESATO         X         X         X         X         X         X         X         X <sup>1</sup> SOCP         X         X         X         X         X         X         X         X           SRTTOF         X         X         X         X         X         X         X         X           SACLT         X         X         X         X         X         X         X         X         X	SSTAT2	Х	Х	Х	X <sup>1)</sup>	Х	X <sup>1)</sup>
SDESAT1         X         X         X         X         X^1)         X         X^1)           SCTRL         X         X         X         X         X^1)         X         X^1)           SSCR         X         X         X         X^1)         X         X^1)           SDESATO         X         X         X         X^1)         X         X^1)           SOCP         X         X         X         X         X^1)         X         X^1)           SRTTOF         X         X         X         X         X^1)         X         X^1)           SACLT         X         X         X         X         X^1)         X         X^1)	SER	Х	Х	Х	X <sup>1)</sup>	Х	X <sup>1)</sup>
SCTRL         X         X         X         X         X <sup>1)</sup> X         X <sup>1)</sup> SSCR         X         X         X         X         X <sup>1)</sup> X         X <sup>1)</sup> SDESATO         X         X         X         X         X <sup>1)</sup> X         X <sup>1)</sup> SOCP         X         X         X         X         X <sup>1)</sup> X         X <sup>1)</sup> SRTTOF         X         X         X         X         X <sup>1)</sup> X         X <sup>1)</sup> SACLT         X         X         X         X         X <sup>1)</sup> X         X <sup>1)</sup>	SCFG	Х	Х	Х	X <sup>1)</sup>	Х	X <sup>1)</sup>
SSCR         X         X         X         X         X <sup>1</sup> X         X <sup>1</sup> SDESATO         X         X         X         X         X <sup>1</sup> X         X <sup>1</sup> SOCP         X         X         X         X         X <sup>1</sup> X         X <sup>1</sup> SRTTOF         X         X         X         X         X <sup>1</sup> X         X <sup>1</sup> SSTTOF         X         X         X         X         X <sup>1</sup> X         X <sup>1</sup> SACLT         X         X         X         X         X         X <sup>1</sup>	SDESAT1	Х	Х	Х	X <sup>1)</sup>	Х	X <sup>1)</sup>
SDESATO         X         X         X         X         X <sup>1</sup> X         X <sup>1</sup> SOCP         X         X         X         X         X <sup>1</sup> X         X <sup>1</sup> SRTTOF         X         X         X         X         X <sup>1</sup> X         X <sup>1</sup> SSTTOF         X         X         X         X         X <sup>1</sup> X         X <sup>1</sup> SACLT         X         X         X         X         X <sup>1</sup> X         X <sup>1</sup>	SCTRL	Х	Х	Х	X <sup>1)</sup>	Х	X <sup>1)</sup>
SOCP         X         X         X         X         X <sup>1</sup> X         X <sup>1</sup> SRTTOF         X         X         X         X         X <sup>1</sup> X         X <sup>1</sup> SSTTOF         X         X         X         X         X <sup>1</sup> X         X <sup>1</sup> SACLT         X         X         X         X         X <sup>1</sup> X         X <sup>1</sup>	SSCR	Х	Х	Х	X <sup>1)</sup>	Х	X <sup>1)</sup>
SRTTOF         X         X         X         X         X <sup>1</sup> )         X         X <sup>1</sup> )           SSTTOF         X         X         X         X         X <sup>1</sup> )         X         X <sup>1</sup> )           SACLT         X         X         X         X         X <sup>1</sup> )         X         X <sup>1</sup> )	SDESAT0	Х	Х	Х	X <sup>1)</sup>	Х	X <sup>1)</sup>
SSTTOF         X         X         X         X         X <sup>1</sup> )         X         X <sup>1</sup> )           SACLT         X         X         X         X         X <sup>1</sup> )         X         X <sup>1</sup> )	SOCP	Х	Х	Х	X <sup>1)</sup>	Х	X <sup>1)</sup>
SACLT X X X X X <sup>1)</sup> X X <sup>1)</sup>	SRTTOF	Х	Х	Х	X <sup>1)</sup>	Х	X <sup>1)</sup>
	SSTTOF	Х	Х	Х	X <sup>1)</sup>	Х	X <sup>1)</sup>
SCS X X X X X <sup>1)</sup> X X <sup>1)</sup>	SACLT	Х	Х	Х	X <sup>1)</sup>	Х	X <sup>1)</sup>
	SCS	Х	Х	Х	X <sup>1)</sup>	Х	X <sup>1)</sup>

<sup>1)</sup> Increased latency time



## **Register Description**

**Table 38** summarizes which register is accessible with a WRITEL command for a given operating mode.

Table 38 Write Access Validity

	OPM0/1	OPM2	ОРМ3	OPM4	OPM5	ОРМ6
PID						
PSTAT						
PSTAT2						
PER						
PCFG		Х				
PCTRL	Х	Х	X	Х	Х	Х
PCTRL2	Х	Х	Х	Х	Х	Х
PSCR		Х				
PRW	Х	Х	Х	Х	Х	Х
PPIN						
PCS						
			T.			l .
SID						
SSTAT						
SSTAT2						
SER						
SCFG		Х				
SDESAT1		Х				
SCTRL						
SSCR		Х				
SDESAT0		Х				
SOCP		Х				
SRTTOF		Х				
SSTTOF		Х				
SACLT		Х				
SCS						



#### **Specification** 5

#### **5.1 Typical Application Circuit**

Table 39 **Component Values** 

Parameter	Symbol		Value	s	Unit	Note or Test Condition	
		Min.	Тур.	Max.			
Decoupling Capacitance (Between VEE2 and GND2)	C <sub>d</sub>	2 x 0.5	11	-	μF	10μF capacitance next to the power supply source (e.g. flyback converter). 1 μF close to the device. It is strongly recommended to have at least two capacitances close to the device (e.g. 2 x 500nF).	
Decoupling Capacitance (Between VCC2 and GND2)	C <sub>d</sub>	-	11	-	μF	10μF capacitance next to the power supply source (e.g. flyback converter). 1 μF close to the device.	
Decoupling Capacitance (Between VCC1 and GND1)	C <sub>d</sub>	-	11	-	μF	10μF capacitance next to the power supply source (e.g. flyback converter). 1 μF close to the device.	
Series Resistance	R <sub>s1</sub>	0	1	-	kΩ		
Pull-up Resistance	R <sub>pu1</sub>	1	10	-	kΩ		
Filter Resistance	R <sub>1</sub>	0	1	-	kΩ	Value must be fit to application environment.	
Filter Capacitance	C <sub>1</sub>	0	47	-	pF	Value must be fit to application environment.	
Reference Resistance on primary	R <sub>ref1</sub>	24	24.9	25.8	kΩ	As close as possible to the device.	
Reference Capacitance on primary	C <sub>ref1</sub>	70	100	300	pF	As close as possible to the device.	
Pull-up Resistance	R <sub>pu2</sub>	1	10	-	kΩ		
Reference Resistance on secondary	R <sub>ref2</sub>	21.3	22.1	22.9	kΩ	As close as possible to the device.	
Reference Capacitance on secondary	C <sub>ref2</sub>	70	100	300	pF	As close as possible to the device.	
<b>DESAT</b> filter Resistance	R <sub>desat</sub>	1	3	-	kΩ	Depends on required response time.	
<b>DESAT</b> filter Capacitance	C <sub>desat</sub>	-	n/a	-	pF	Depends on required response time.	
<b>DESAT</b> Diode	D <sub>desat</sub>	-	n/a	-	-	HV diode.	
OSD Filter Resistance	R <sub>osd</sub>	-	1	-	kΩ		



## **Specification**

**Table 39** Component Values (cont'd)

Parameter	Symbol		Values			<b>Note or Test Condition</b>
		Min.	Тур.	Max.		
OSD Filter Capacitance	C <sub>osd</sub>	-	47	-	pF	
Sense Resistance	R <sub>sense</sub>	-	n/a	-	Ω	Depends on IGBT specification
OCP filter Resistance	R <sub>ocp</sub>	-	n/a	-	Ω	Depends on required response time.
OCP filter Capacitance	C <sub>ocp</sub>	-	n/a	-	nF	Depends on required response time.
OCPG resistance	R <sub>ocpg</sub>	0	-	100	Ω	
NUV2 Filter Resistance	R <sub>2</sub>	-	n/a	-	Ω	Depends on required response time.
NUV2 Filter Capacitance	C <sub>2</sub>	-	-	100	pF	
Active Clamping Resistance	R <sub>acl1</sub>	-	n/a	-	Ω	Depends on application requirements
Active Clamping Resistance	R <sub>acl2</sub>	-	n/a	-	kΩ	Depends on application requirements
Active Clamping Capacitance	C <sub>acli</sub>	-	n/a	-	nF	Depends on application requirements
TVS Diode	D <sub>tvsacl1</sub> , D <sub>tvsacl2</sub>	-	n/a	-	-	Depends on application requirements
Active Clamping Diode	D <sub>acl</sub>	-	n/a	-	-	Depends on application requirements
ACLI Clamping Diode	D <sub>acl2</sub>	-	n/a	-	-	Depends on application requirements
VREG Capacitance	C <sub>vreg</sub>	0.5	1	2	μF	As close as possible to the device.
GATE Resistance	R <sub>gon</sub>	0.5	-	-	Ω	
GATE Resistance	R <sub>goff</sub>	0.5	-	-	Ω	
GATE Clamping Diode	$D_{gcl1}$	-	n/a	-	-	1)
GATE Clamping Diode	D <sub>gcl2</sub>	-	n/a	-	-	E.g. Schottky Diode. 1)
GATE Series Resistance	R <sub>gate</sub>	0	10	-	Ω	Optional component.
VEE2 Clamping Diode	D <sub>gcl3</sub>	-	n/a	-	-	E.g. Schottky Diode. 1)

<sup>1)</sup> Characteristics of this components are application specific.

# infineon

#### **Specification**




Figure 25 Typical Application Example

Note: Components marked with (\*) are optional.

#### **Specification**



## 5.2 Absolute Maximum Ratings

Stress above the maximum values listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 40 Absolute Maximum Ratings<sup>1)</sup>

Parameter	Symbol	l Values				Note or Test Condition	
		Min.	Тур.	Max.			
Junction temperature	T <sub>JUNC</sub>	-40	-	150	°C		
Storage temperature	T <sub>STO</sub>	-55	-	150	°C		
Positive power supply (primary)	V <sub>CC1MAX</sub>	-0.3	-	6.0	V	Referenced to GND1	
Positive power supply (secondary)	V <sub>CC2MAX</sub>	-0.3	-	28	V	Referenced to GND2	
Negative power supply	V <sub>EE2MAX</sub>	-13	-	0.3	V	Referenced to GND2	
Power supply voltage difference (secondary) V <sub>CC2</sub> -V <sub>EE2</sub>	V <sub>DS2</sub>	-	-	40	V		
Voltage on any I/O pin on prim. side except INP, INSTP, EN	V <sub>IN1</sub>	-0.3	-	6.0	V	Referenced to <b>GND1</b>	
Voltage on INP, INSTP, EN pins	V <sub>INR1</sub>	-0.3	-	6.0	V	Referenced to <b>REFO</b> <sup>2)</sup>	
Voltage difference between <b>REFO</b> and <b>GND1</b>	$V_{DG1}$	-4	-	4	V		
Voltage difference between <b>OCPG</b> and <b>GND2</b>	V <sub>OCPG2</sub>	-0.3	-	0.3	V		
TON & TOFF Source / Sink Peak Current	I <sub>1502MAX</sub>	-	-	2.7	A	$V_{CC2}$ =18V, $V_{EE2}$ =-10V, max. pulse $t_{MAX}$ =3.5 $\mu$ s	
Output current on push-pull I/O on primary side	I <sub>OUTPP1</sub>	-	-	20	mA		
Output current on push-pull I/O on secondary side	I <sub>OUTPP2</sub>	-	-	20	mA		
Output current on open drain I/O on primary side	I <sub>OUTOD1</sub>	-	-	20	mA		
Output current on open drain I/O on secondary side	I <sub>OUTOD2</sub>	-	-	10	mA		
Voltage on 5 V pin on secondary side.	V <sub>IN52</sub>	-0.3	-	6.0	V	Referenced to GND2	
Voltage on 15 V pin on secondary side.	V <sub>IN152</sub>	V <sub>EE2</sub> -0.3	-	V <sub>CC2</sub> +0.3	V	Referenced to GND2, except DESAT	
Voltage on <b>DESAT</b> pin.	V <sub>INDESAT</sub>	-0.3	-	20	V	Referenced to GND2	
ESD Immunity	V <sub>ESD</sub>	-	-	2	kV	HBM <sup>3)</sup>	
		-	-	750	V	CDM <sup>4)</sup> , pins 1, 18, 19, 36	
				500	V	CDM <sup>4)</sup> , all other pins	
MSL Level	MSL	n.a.	3	n.a.			

<sup>1)</sup> Not subject to production test. Absolute maximum Ratings are verified by design / characterization.

<sup>2)</sup> Max. voltage of  $V_{INR1}+V_{DG1}$  should be below 7V.

<sup>3)</sup> According to EIA/JESD22-A114-B.

<sup>4)</sup> According to JESD22-C101-C.

# **infineon**

#### **Specification**

#### 5.3 Operating range

The following operating conditions must not be exceeded in order to ensure correct operation of the 1EDI2004AS. All parameters specified in the following sections refer to these operating conditions, unless otherwise noticed.

Table 41 Operating Conditions

Parameter	Symbol	Values				Note or	
		Min.	Тур.	Max.		Test Condition	
Junction temperature	T <sub>JUNC</sub>	-40	-	150	°C		
Positive power supply (primary)	V <sub>CC1</sub>	4.65	5.0	5.5	V	Referenced to <b>GND1</b> <sup>1)</sup>	
Positive power supply (secondary)	V <sub>CC2</sub>	13.5	16.5	18.0	V	Referenced to GND2 <sup>2)</sup>	
Negative power supply	$V_{EE2}$	-10.0	-4.0	0.3	V	Referenced to GND2	
PWM switching frequency	$f_{sw}$	-	-	30	kHz	3)	
Common Mode Transient Immunity	dV <sub>ISO</sub> /dt	-50	-	50	kV/μs	At 500 V <sup>4)</sup>	

- 1) Deterministic and correct operation of the device is ensured down to V<sub>UVLO1L</sub>.
- 2) Deterministic and correct operation of the device is ensured down to V<sub>UVLO2L</sub> and up to 28V.
- 3) Maximum junction temperature of the device must not be exceeded.
- 4) Not subject to production test. This parameter is verified by design / characterization.

#### 5.4 Thermal Characteristics

The indicated thermal parameters apply to the full operating range, unless otherwise specified.

**Table 42 Thermal Characteristics** 

Parameter	Symbol	Values			Unit	Note or
		Min.	Тур.	Max.		<b>Test Condition</b>
Thermal Resistance Junction to Ambient	R <sub>THJA</sub>	-	60	-	K/W	T <sub>amb</sub> =25°C <sup>1)2)</sup>
Thermal Resistance Junction to Case (bottom)	R <sub>THJCBOT</sub>	-	-	41	K/W	T <sub>amb</sub> =25°C <sup>1)3)</sup>
Thermal Resistance Junction to Case (top)	R <sub>THJCTOP</sub>	-	-	36	K/W	T <sub>amb</sub> =25°C <sup>1)4)</sup>
Ψ - Pseudo Thermal Resistance Junction to Case (top)	R <sub>PSIJT</sub>	-	-	3	K/W	T <sub>amb</sub> =25°C <sup>1)5)</sup>

- $1) \quad \text{Not subject to production test. This parameter is verified by design / characterization}.$
- 2) Specified  $R_{THJA}$  value is according to JESD51-2 at natural convection on JEDEC 2s2p board in JESD51-2 box.
- 3) Specified  $R_{THJCBOT}$  value is according to JESD51-14 with temperature controlled heat-sink at case bottom without any board  $[T_J = R_{THJCBOT} \times (P_{DIS1} + P_{DIS2}) + T_{amb}]$ .
- 4) Specified  $R_{THJCTOP}$  value is according to to JESD51-14 with temperature controlled heat-sink at case top without any board  $[T_J = R_{THJCTOP} \times (P_{DIS1} + P_{DIS2}) + T_{amb}]$ .
- 5) Specified  $R_{PSIJT}$  value is according to JESD51-2 at natural convection on JEDEC 2s2p board in JESD51-2 box.  $[T_J = R_{PSIJT} \times (P_{DIS1} + P_{DIS2}) + T_{TOP}]$ .

#### **Specification**



## **5.5 Electrical Characteristics**

The indicated electrical parameters apply to the full operating range, unless otherwise specified.

## **5.5.1** Power Supply

**Table 43** Power Supplies Characteristics

Parameter	Symbol		Values	;	Unit	Note or Test Condition
		Min.	Тур.	Max.		
UVLO1 Threshold High	V <sub>UVLO1H</sub>	4.20	4.45	4.65	V	Referenced to GND1
UVLO1 Threshold Low	V <sub>UVLO1L</sub>	4.15	4.40	4.60	٧	Referenced to GND1
UVLO1 Hysteresis	V <sub>UVLO1HYS</sub>	40	70	100	mV	
UVLO1 Detection Time	t <sub>UVLO1D</sub>	-	1.3	1.9	μs	slew rate 10V/μs, overdrive +/-325mV <sup>1)</sup>
UVLO2 Threshold High	$V_{\rm UVLO2H}$	11.5	12.5	13.0	٧	Referenced to GND2
UVLO2 Threshold Low	V <sub>UVLO2L</sub>	11.0	11.7	12.5	V	Referenced to GND2
UVLO2 Hysteresis	V <sub>UVLO2HYS</sub>	500	850	-	mV	
UVLO2 Detection Time	t <sub>UVLO2D</sub>	-	-	100	ns	slew rate 10V/ $\mu$ s, overdrive +/-800mV $^{1)}$
OVLO2 Threshold	V <sub>OVLO2</sub>	18.5	19.2	20	V	Referenced to GND2
OVLO2 Detection Time	t <sub>OVLO2D</sub>	-	-	130	ns	slew rate 10V/ $\mu$ s, overdrive +/-800mV $^{1)}$
UVLO3 Threshold	V <sub>UVLO3</sub>	- 11.55	-11.0	-10.4	V	Referenced to GND2
UVLO3 Detection Time	t <sub>UVLO3D</sub>	-	-	150	ns	slew rate 10V/ $\mu$ s, overdrive +/-500mV $^{1)}$
OVLO3 Threshold	V <sub>OVLO3</sub>	-3.5	-2.5	-1.5	٧	Referenced to GND2
OVLO3 Detection Time	t <sub>OVLO3D</sub>	-	-	130	ns	slew rate 10V/ $\mu$ s, overdrive +/-1100mV $^{1)}$
V <sub>CC2</sub> Reset Level	$V_{RST2}$	7.9	8.3	8.8	V	Referenced to GND2
VCC1 ramp-up / down slew rate	t <sub>RP1</sub>	-	-	0.5	V/ms	Absolute value
VCC2 ramp-up / down slew rate	t <sub>RP2</sub>	-	-	1.5	V/ms	Absolute value
VEE2 ramp-up / down slew rate	t <sub>RP3</sub>	-	-	0.8	V/ms	Absolute value
Quiescent Current Input Chip	$I_{Q1}$	-	8	10	mA	V <sub>CC1</sub> =5.5V, all I/Os inactive, OPM0
Quiescent Current Output Chip (VCC2)	I <sub>QVCC2</sub>	6.5	13	16	mA	V <sub>CC2</sub> =18V, V <sub>EE2</sub> =-10V, all I/Os inactive, OPM0
Quiescent Current Output Chip (VEE2)	I <sub>QVEE2</sub>	-5	-	-	mA	V <sub>CC2</sub> =18V, V <sub>EE2</sub> =-10V, all I/Os inactive, OPM0

# infineon

#### **Specification**

**Table 43** Power Supplies Characteristics (cont'd)

Parameter	Symbol		Values	;	Unit	Note or Test Condition	
		Min.	Тур.	Max.			
Input Current deviation of Output Chip (VCC2 - VEE2)	I <sub>VCC2</sub>  - I <sub>VEE2</sub>	6	-	12	mA	$\begin{split} & \text{V}_{\text{CC2}}\text{=}13.5\text{V}, \text{V}_{\text{EE2}}\text{=}0\text{V}, \text{all I/Os} \\ & \text{inactive, OPM0, NRST = 0;} \\ & \text{DESAT, OCP, AMCLP,} \\ & \text{DACLP, NUV2 floating;} \\ & \text{R}_{\text{TON}}\text{=}\text{R}_{\text{TOFF}}\text{=}100\Omega; \\ & \text{C}_{\text{LOAD}}\text{=}2.2\text{nf}^{\ 1)} \end{split}$	
		8	-	14	mA	$\begin{split} &V_{\text{CC2}}\text{=}13.5\text{V}, V_{\text{EE2}}\text{=}0\text{V}, \text{all I/Os}\\ &\text{inactive, all OPM, INP = 0;}\\ &\text{DESAT, OCP, AMCLP,}\\ &\text{DACLP, NUV2 floating;}\\ &R_{\text{TON}}\text{=}R_{\text{TOFF}}\text{=}100\Omega;\\ &C_{\text{LOAD}}\text{=}2.2\text{nF}^{1)} \end{split}$	
		9	-	15.5	mA	$\begin{split} &V_{\text{CC2}}\text{=}13.5\text{V}, V_{\text{EE2}}\text{=}0\text{V}, \text{all I/Os}\\ &\text{inactive, OPM 4, INP =}\\ &20\text{kHz; AMCLP, DACLP,}\\ &\text{NUV2 floating; OCP=GND;}\\ &\text{DESAT=7V;}\\ &R_{\text{TON}}\text{=}R_{\text{TOFF}}\text{=}100\Omega;\\ &C_{\text{LOAD}}\text{=}2.2\text{nF}^{1)} \end{split}$	
Power Dissipation - Primary Chip	P <sub>DIS1</sub>	-	50	-	mW	T <sub>AMB</sub> =25°C, V <sub>CC1</sub> = typ.,all I/Os inactive, OPM0 <sup>1)</sup>	
Power Dissipation - Secondary Chip	P <sub>DIS2</sub>	-	250	-	mW	T <sub>AMB</sub> =25°C, V <sub>CC2</sub> = typ., V <sub>EE2</sub> = typ., all I/Os inactive, OPM0 <sup>1)</sup>	

<sup>1)</sup> Not subject to production test. This parameter is verified by design / characterization.

#### 5.5.2 Internal Oscillators

**Table 44** Internal Oscillators

Parameter	Symbol	Values			Unit	<b>Note or Test Condition</b>	
		Min.	Тур.	Max.			
Primary main oscillator frequency	f <sub>clk1</sub>	14.8	17.8	20.8	MHz	with Reference Resistance on primary R <sub>ref1</sub> @ pin IREF1 1)	
Secondary main oscillator / Start- Stop Oscillator Frequency	f <sub>clk2</sub> , f <sub>clkst2</sub>	15.0	17.5	20.0	MHz	with Reference Resistance on secondary R <sub>ref2</sub> @ pin IREF2 1)	

<sup>1)</sup> An exceeding of given resistance can result in failure events (see **Table 14 "Failure Events Summary" on Page 48**).



## 5.5.3 Primary I/O Electrical Characteristics

Table 45 Electrical Characteristics for Pins: INP, INSTP, EN

Parameter	Symbol		Value	5	Unit	Note or Test Condition	
		Min.	Тур.	Max.			
Low Input Voltage	V <sub>INPRL1</sub>	0	-	0.3xV <sub>CC1</sub>	V	Referenced to REFO	
High Input Voltage	V <sub>INPRH1</sub>	0.7xV <sub>CC1</sub>	-	V <sub>CC1</sub>	V	Referenced to REF0	
Weak pull down resistance INP, INSTP, EN	R <sub>PDIN1</sub>	20	45	100	kΩ	To REFO	
Weak pull up resistance INP, INSTP, EN	R <sub>PUIN1</sub>	150	250	450	kΩ	To VCC1	
INP, INSTP, EN Input Leakage Current	I <sub>INLEAK1</sub>	-	<1	10	μΑ	additional to R <sub>PUIN1</sub> & R <sub>PDIN1</sub> <sup>1)</sup>	
Input Pulse Suppression	t <sub>INPS1</sub>	-	20	-	ns	1)	
Time between <b>EN</b> valid and <b>INP</b> High Level	t <sub>INPEN</sub>	8	-	-	μs	See Chapter 2.4.3	
INP High / Low Duration	t <sub>INPPD</sub>	250	-	-	ns	VCC1=typ.,VCC2=typ., VEE2=typ., VREG=typ., 50% to 50% 1)	
INSTP High / Low Duration	t <sub>INSTPPD</sub>	250	-	-	ns	VCC1=typ.,VCC2=typ., VEE2=typ., VREG=typ., 50% to 50% <sup>1)</sup>	
Duration between <b>EN</b> valid-to- invalid transition and the next invalid-to-valid transition	t <sub>ENINV</sub>	8	-	-	μs	1)2)	

<sup>1)</sup> Not subject to production test. This parameter is verified by design / characterization.

Table 46 Electrical Characteristics for Pins: SCLK, SDI, NCS

Parameter	Symbol	Values				<b>Note or Test Condition</b>	
		Min.	Тур.	Max.			
Low Input Voltage	V <sub>INPL1</sub>	0	-	0.3xV <sub>CC1</sub>	V	Referenced to GND1	
High Input Voltage	V <sub>INPH1</sub>	0.7xV <sub>CC1</sub>	-	V <sub>CC1</sub>	V	Referenced to GND1	
Weak pull up resistance to SCLK, SDI, NCS	R <sub>PUSPI1</sub>	26.5	60	120	kΩ	To VCC1.	
SCLK, SDI, NCS Input Leakage Current	I <sub>SPILEAK</sub>	-	<1	15	μΑ	$V_{cc1}$ =5V; <b>SCLK</b> , <b>SDI</b> , <b>NCS</b> = $V_{cc1}$	

<sup>2)</sup> Timing will be extended by TLTOFF settings as well as AMCLDel.



#### **Specification**

Table 47 Electrical Characteristics for Pins: NRST/RDY

Parameter	Symbol	Values				<b>Note or Test Condition</b>
		Min.	Тур.	Max.		
NRST/RDY Output Voltage in Non-Ready conditions.	$V_{OUTNR}$	-	0.7	0.9	V	V <sub>cc1</sub> =5V, I <sub>load</sub> = 2 mA
		-	0.65	0.85	V	V <sub>cc1</sub> =0V, I <sub>load</sub> = 0.5mA
NRST/RDY driven-active time after power supplies are within operating range.	t <sub>RST</sub>	-	15.4	-	μs	1)
NRST/RDY minimum activation time.	t <sub>RSTAT</sub>	10	-	-	μs	

<sup>1)</sup> Not subject to production test. This parameter is verified by design / characterization.

#### Table 48 Electrical Characteristics for Pins: SDO

Parameter	Symbol	Values			Unit	Note or Test Condition
		Min.	Тур.	Max.		
Low Output Voltage	V <sub>OUTPL1</sub>	-	-	0.5	٧	I <sub>load</sub> = 5mA
High Output Voltage	V <sub>OUTPH1</sub>	3.85	-	-	٧	I <sub>load</sub> = 5mA

## Table 49 Electrical Characteristics for Pins: NFLTA, NFLTB

Parameter	Symbol		Values		Unit	Note or Test Condition
		Min.	Тур.	Max.		
Low Output Voltage	V <sub>OUTDL1</sub>	-	-	0.5	V	I <sub>SINK</sub> =5mA



## 5.5.4 Secondary I/O Electrical Characteristics

Table 50 Electrical Characteristics for Pins: TON, TOFF & GATE

Parameter	Symbol		Values		Unit	<b>Note or Test Condition</b>
		Min.	Тур.	Max.		
TON & TOFF Output Voltage High	V <sub>150H2</sub>	V <sub>CC2</sub> -1	-	V <sub>CC2</sub>	V	Referenced to GND2
		V <sub>CC2</sub> -0.01	-	V <sub>CC2</sub>	V	Referenced to <b>GND2</b> , no load <sup>1)</sup>
TON & TOFF Output Voltage Low	V <sub>150L2</sub>	V <sub>EE2</sub> +1	-	V <sub>EE2MAX</sub>	٧	Referenced to GND2
		V <sub>EE2</sub> +0.01	-	V <sub>EE2MAX</sub>	V	Referenced to <b>GND2</b> , no load <sup>1)</sup>
TON & TOFF Source / Sink Peak Current	I <sub>1502</sub>	1	-	-	А	1)2)
GATE Input voltage range	V <sub>15GATE</sub>	V <sub>EE2</sub>	-	V <sub>CC2</sub>	٧	Referenced to GND2 2)
Passive Clamping Voltage	V <sub>PCLP1</sub>	-	-	V <sub>EE2</sub> +1	V	Secondary chip not supplied, <b>TON</b> , <b>TOFF</b> & <b>GATE</b> shorted, I <sub>CLAMP</sub> =10 mA.
	V <sub>PCLP2</sub>	-	V <sub>EE2</sub> +1	-	V	Secondary chip not supplied, <b>TON</b> , <b>TOFF</b> & <b>GATE</b> shorted, I <sub>CLAMP</sub> =100 mA. <sup>1)</sup>

<sup>1)</sup> Not subject to production test. This parameter is verified by design / characterization.

Table 51 Electrical Characteristics for Pins: OSD, DEBUG

Parameter	Symbol		Value	s	Unit	Note or Test Condition
		Min.	Тур.	Max.		
Low Input Voltage	V <sub>5INL2</sub>	0	-	1.5	V	Referenced to GND2
High Input Voltage	V <sub>5INH2</sub>	3.5	-	5.5	V	Referenced to GND2
Weak pull down on <b>DEBUG</b>	R <sub>PDIN2</sub>	40	100	175	kΩ	To GND2.
Weak pull down on OSD	R <sub>PDOSD2</sub>	60	100	175	kΩ	To GND2

Table 52 Electrical Characteristics for Pin: NUV2

Parameter	Symbol	Values			Unit	Note or Test Condition
		Min.	Тур.	Max.		
Low Output Voltage	V <sub>OUTDL2</sub>	0	-	0.5	V	I <sub>SINK</sub> =5mA, Referenced to <b>GND2</b>

<sup>2)</sup> thermally limited (Need to be verified in application.)

#### **Specification**



Table 53 Electrical Characteristics for Pins: DACLP

Parameter	Symbol		Value	S	Unit	Note or Test Condition
		Min.	Тур.	Max.		
Output Voltage High	V <sub>5OH2</sub>	V <sub>REG2</sub> -1	-	V <sub>REG2</sub>	V	Referenced to <b>GND2</b> , I <sub>LOAD</sub> = 6mA, rms value <sup>2)</sup>
		V <sub>REG2MIN</sub> - 0.005	-	$V_{REG2MAX}$	V	Referenced to <b>GND2</b> , no load, rms value <sup>1)2)</sup>
Output Voltage Low V <sub>50</sub>	V <sub>5OL2</sub>	V <sub>GND2</sub>	-	0.5	V	Referenced to <b>GND2</b> , I <sub>LOAD</sub> = 6mA, V <sub>REG</sub> = typ., rms value <sup>2)</sup>
		V <sub>GND2</sub>	-	0.005	V	Referenced to <b>GND2</b> , no load , V <sub>REG</sub> = typ., rms value <sup>1)2)</sup>
Output Rise Time	t <sub>riseDACLP</sub>	-	100	150	ns	V <sub>CC1</sub> = typ., V <sub>CC2</sub> = typ., V <sub>EE2</sub> = typ., C <sub>LOAD</sub> = 1.5nF, 10%-90% <sup>2)</sup>
Output Fall Time	t <sub>fallDACLP</sub>	-	100	200	ns	$V_{CC1}$ = typ., $V_{CC2}$ = typ., $V_{EE2}$ = typ., $C_{LOAD}$ = 1.5nF, 90%-10% <sup>2)</sup>
		-	100	150	ns	$V_{CC1} = \text{typ.}, V_{CC2} = \text{typ.}, V_{EE2} = \text{typ.}, C_{LOAD} = 1 \text{nF}, 90\%-10\%$
		-	100	150	ns	V <sub>CC1</sub> = typ., V <sub>CC2</sub> = typ., V <sub>EE2</sub> = typ., C <sub>LOAD</sub> = 1.5nF, 80%-20% <sup>1)2)</sup>

<sup>1)</sup> Not subject to production test. This parameter is verified by design / characterization.

Table 54 Electrical Characteristics for Pins: AMCLP

Parameter	Symbol		Values	;	Unit	Note or Test Condition
		Min.	Тур.	Max.		
Output Voltage High	V <sub>AMOH2</sub>	V <sub>REG2</sub> -1	-	V <sub>REG2</sub>	V	Referenced to <b>GND2</b> , I <sub>LOAD</sub> = 6mA,V <sub>REG</sub> = typ., rms value <sup>1)</sup>
		V <sub>REG2MIN</sub> - 0.005	-	V <sub>REG2MAX</sub>	V	Referenced to <b>GND2</b> , no load, rms value <sup>2)</sup>
Output Voltage Low	t Voltage Low V <sub>AMOL2</sub>	V <sub>GND2</sub>	-	0.5	V	Referenced to <b>GND2</b> , I <sub>LOAD</sub> = 6mA, V <sub>REG</sub> = typ., rms value <sup>1)</sup>
		$V_{GND2}$	-	0.005	V	Referenced to <b>GND2</b> , no load, rms value <sup>1)2)</sup>
Output Rise Time	t <sub>riseAMCLP</sub>	-	100	150	ns	V <sub>CC1</sub> =typ., V <sub>CC2</sub> =typ., V <sub>EE2</sub> =typ., C <sub>LOAD</sub> = 1.5nF, 10%-90% <sup>1)</sup>

<sup>2)</sup> Thermally limited (Need to be verified in application.)



#### **Specification**

**Table 54** Electrical Characteristics for Pins: AMCLP (cont'd)

Parameter	Symbol		Value	s	Unit	Note or Test Condition
		Min.	Тур.	Max.		
Output Fall Time	t <sub>fallAMCLP</sub>	-	100	200	ns	V <sub>CC1</sub> =typ., V <sub>CC2</sub> =typ., V <sub>EE2</sub> =typ., C <sub>LOAD</sub> = 1.5nF, 90%-10% <sup>1)</sup>
		-	100	150	ns	V <sub>CC1</sub> =typ., V <sub>CC2</sub> =typ., V <sub>EE2</sub> =typ., C <sub>LOAD</sub> = 1.5nF, 80%-20% <sup>1)2)</sup>
		-	100	150	ns	V <sub>CC1</sub> =typ., V <sub>CC2</sub> =typ., V <sub>EE2</sub> =typ., C <sub>LOAD</sub> = 1nF, 90%-10% <sup>1)2)</sup>
Delay from OSD event detection to AMCLP turn off activation	tosdamclpd	-	40	85	ns	V <sub>CC1</sub> =typ., V <sub>CC2</sub> =typ., V <sub>EE2</sub> =typ., No load, OSD rising edge at 90% of V <sub>REG</sub> and AMCLP falling edge at 90% of V <sub>REG</sub> <sup>2)</sup>
Delay from Gate below V <sub>GATE1L</sub> detection to turn on activation	t <sub>AMCOFFDel</sub>	-	80	140	ns	V <sub>CC1</sub> =typ., V <sub>CC2</sub> =typ., V <sub>EE2</sub> =typ., No load, V <sub>GATE1L</sub> = 2.1V, falling edge and AMCLP rising edge 10% of V <sub>REG</sub> , T <sub>JUNC</sub> =150°C <sup>2)</sup>

<sup>1)</sup> thermally limited (Need to be verified in application.)

Table 55 Electrical Characteristics for Pin: VREG

Parameter	Symbol	Values			Unit	Note or Test Condition
		Min.	Тур.	Max.		
VREG output voltage range	V <sub>REG2</sub>	4.75	5	5.30	V	Referenced to <b>GND2</b> , $C_{LOAD}$ =1 $\mu$ F
VREG output DC current	I <sub>REG2</sub>	-	-	525	μΑ	1)

<sup>1)</sup> Not subject to production test. This parameter is verified by design / characterization.

<sup>2)</sup> Not subject to production test. This parameter is verified by design / characterization.



#### **Switching Characteristics** 5.5.5

**Switching Characteristics** Table 56

Parameter	Symbol		Values	5	Unit	Note or Test Condition
		Min.	Тур.	Max.		
Input to Output Propagation Delay ON	t <sub>PDON</sub>	175	215	255	ns	V <sub>CC1</sub> =typ., V <sub>CC2</sub> =typ., V <sub>EE2</sub> =typ., Start: INP rising edge at 90% of V <sub>CC1</sub> (Typ.), Stop: GATE rising edge at 10% of V <sub>CC2</sub> (Typ.), No load, No Gate resistance <sup>1)</sup>
Input to Output Propagation Delay OFF	t <sub>PDOFF</sub>	175	215	255	ns	$V_{CC1}$ =typ., $V_{CC2}$ =typ., $V_{EE2}$ =typ., Start: INP falling edge at 10% of $V_{CC1}$ (Typ.), Stop: GATE falling edge at 90% of $V_{CC2}$ (Typ.), No load, No Gate resistance <sup>2)</sup>
Input to Output Propagation Delay Distortion $(t_{PDOFF}$ - $t_{PDON})$	t <sub>PDISTO</sub>	-20	0	40	ns	$V_{CC1}$ =typ., $V_{CC2}$ =typ., $V_{EE2}$ =typ.
Input to Output Propagation Delay Distortion Variation for two consecutive pulses	t <sub>PDISTOV</sub>	-	25	-	ns	$V_{CC1}$ =typ., $V_{CC2}$ =typ., $V_{EE2}$ =typ., $T_{JUNC}$ =25°C 3)
Rise Time	t <sub>RISE</sub>	-	120	205	ns	$V_{CC1}$ =typ., $V_{CC2}$ =typ., $V_{EE2}$ =typ., $C_{LOAD}$ = 10nF, 10%-90%
		-	30	50	ns	V <sub>CC1</sub> =typ., V <sub>CC2</sub> =typ., V <sub>EE2</sub> =typ., no Load, 10%-90%
Fall Time	t <sub>FALL</sub>	-	150	235	ns	V <sub>CC1</sub> =typ., V <sub>CC2</sub> =typ., V <sub>EE2</sub> =typ., C <sub>LOAD</sub> = 10nF, 90%-10%
		-	60	100	ns	V <sub>CC1</sub> =typ., V <sub>CC2</sub> =typ., V <sub>EE2</sub> =typ., no Load, 90%-10%
TTOFF Plateau level	$V_{GPOF0}$	5.0	6.0	7.0	V	Referenced to <b>GND2</b> , measured
	V <sub>GPOF1</sub>	6.0	7.0	8.0	V	at pin <b>TON</b> (shorted with <b>TOFF</b> )
						VCC2=typ.,T <sub>JUNC</sub> =25°C, no VBE Compensation. <sup>4)</sup>
	$V_{GPOF6}$	11.0	12.0	13.0	V	Compensation.
	V <sub>GPOF7</sub>	12.0	13.0	14.0	V	
TTOFF Plateau level	$V_{GPOF0}$	4.3	5.3	6.3	٧	Referenced to <b>GND2</b> , measured
	$V_{GPOF1}$	5.3	6.3	7.3	V	at pin <b>TON</b> (shorted with <b>TOFF</b> )
	•••	•••	•••	•••	•••	VCC2=typ.,T <sub>JUNC</sub> =25°C, with VBE Compensation. <sup>4)</sup>
	$V_{GPOF6}$	10.3	11.3	12.3	V	John perioderon.
	V <sub>GPOF7</sub>	11.3	12.3	13.3	V	
Variation from configured V <sub>TTOFF</sub>	$dV_{Tm40}$	-	40	-	mV	$T_J = -40^{\circ}C^{3)}$
	dV <sub>T150</sub>	-	-80	-	mV	$T_J = 150^{\circ}C^{3)}$
TTOFF decrease rate	t <sub>SLEW</sub>	-	11	-	V/µs	C <sub>load</sub> =10nF, VCC2=typ.
TTOFF delay deviation from nominal value	t <sub>DEVTTOFF</sub>	-100	0	100	ns	For a target time of 2µs, using the TCF. <sup>3)</sup>



#### **Specification**

**Table 56** Switching Characteristics (cont'd)

Parameter	Symbol		Values	•	Unit	Note or Test Condition
		Min.	Тур.	Max.		
TTOFF (Regular) Plateau Time	t <sub>TTOFF</sub>	2.0	2.22	2.54	μs	<b>SRTTOF.RTVAL</b> =26 <sub>H</sub> , assuming no TCF.
Gate Voltage Threshold 1 (low)	V <sub>GATE1L</sub>	+1.95	+2.1	+2.25	V	Measured at pin <b>GATE</b> , Referenced to <b>VEE2</b> , T <sub>J</sub> = 150°C, T <sub>COEF</sub> = 1mV/K <sup>5)</sup>
Gate Voltage Threshold 1 (high)	V <sub>GATE1H</sub>	+2.6	+3.0	+3.3	V	Measured at pin <b>GATE</b> , Referenced to <b>VEE2</b> , T <sub>J</sub> = 150°C, T <sub>COEF</sub> = -2.6mV/K <sup>5)</sup>
Gate Voltage Threshold 2 (high)	$V_{GATE2H}$	-3.3	-3.15	-3	V	Measured at pin <b>GATE</b> , Referenced to <b>VCC2</b> , $T_J = 150$ °C, $T_{COEF} = -1$ mV/K <sup>5)</sup>
Gate Voltage Threshold 2 (low)	$V_{GATE2L}$	-4.35	-4.2	-3.5	V	Measured at pin <b>GATE</b> , Referenced to <b>VCC2</b> , T <sub>J</sub> = 150°C, T <sub>COEF</sub> = 2mV/K <sup>5)</sup>
Active Clamping Activation Time	t <sub>ACL</sub>	1.9	2.22	2.7	μs	Default value of bit field SACLT.AT. <sup>6)</sup>
WTO Level	V <sub>GPON0</sub>	8.0	9.0	10.0	V	Referenced to <b>GND2</b> , measured at pin <b>TON</b> (shorted with <b>TOFF</b> ) VCC2=typ.,T <sub>JUNC</sub> =25°C, no VBE Comp. <sup>4)</sup>
WTO Level	V <sub>GPON0</sub>	8.7	9.7	10.7	V	Referenced to <b>GND2</b> , measured at pin <b>TON</b> (shorted with <b>TOFF</b> ) VCC2=typ.,T <sub>JUNC</sub> =25°C, with VBE Comp. <sup>4)</sup>

<sup>1)</sup> Valid for single switching events with **SCFG.AMCLD** and **SRTTOF.RTVAL** set to 0. Other settings will extend the timing for regular turn on/off by configured **SCFG.AMCLD** or **SRTTOF.RTVAL** value.

<sup>2)</sup> Valid for single switching events with **SCFG.AMCLD** set to 0. Other settings will extend the timing for regular turn on/off by configured **SCFG.AMCLD** value.

<sup>3)</sup> Not subject to production test. Parameters are verified by design / characterization.

<sup>4)</sup> Preliminary data need to be justified by characterization.

<sup>5)</sup> For other temperatures the temperature coefficient  $T_{COEF}$  applies [formula:  $V = V @ T_{REF} + (T - T_{REF}) * T_{COEF}$ ].

<sup>6)</sup> If a following switching sequence occure during this time the delay will extend.



#### 5.5.6 Desaturation Protection

Table 57 **DESAT** characteristics

Parameter	Symbol		Value	s	Unit	Note or Test Condition
		Min.	Тур.	Max.		
<b>DESAT</b> Input voltage range	V <sub>15DESAT</sub>	0	-	V <sub>CC2</sub>	V	Referenced to GND2 1) 2)
<b>DESAT</b> Source Current	I <sub>DESAT</sub>	0	-	2	mA	rms value <sup>2)</sup>
<b>DESAT</b> Reference Level	$V_{DESAT0}$	8.4	9	9.4	V	V <sub>CC2</sub> =typ., V <sub>EE2</sub> =typ.
<b>DESAT</b> Pull-up Resistance	R <sub>PUDSAT2</sub>	19	30	46	kΩ	to VCC2
<b>DESAT</b> Low Voltage	V <sub>DESATL</sub>	-	200	-	mV	Referenced to <b>GND2</b> , Desat clamping enabled, I <sub>sink</sub> = 5mA. <sup>2)</sup>
<b>DESAT</b> blanking time deviation from programmed value	dt <sub>DESATBL</sub>	-20	-	+20	%	After transition of the PWM command, assuming a 1 $\mu$ s programmed blanking time, $f_{clk2} = typ.^{2}$

<sup>1)</sup> Pin is robust against negative transient (300mA/500ns).

#### **5.5.7** Overcurrent Protection

Table 58 OCP characteristics

Parameter	Symbol	Values			Unit	Note or
		Min.	Тур.	Max.		<b>Test Condition</b>
OC error detection threshold	V <sub>OCPD1</sub>	270	300	330	mV	Referenced to OCPG
		282	300	318	mV	Referenced to <b>OCPG</b> , Tj= 150°C
OCP blanking time deviation from programmed value	dt <sub>OCPBL</sub>	-20	-	+20	%	After transition of the PWM command, assuming a 1 µs programmed blanking time, f <sub>clk2</sub> = typ. <sup>1)</sup>
OCP Pull-up Resistance	R <sub>PUOCP2</sub>	40	100	175	kΩ	to internal 5V reference.

<sup>1)</sup> Not subject to production test. Parameters are verified by design / characterization.

<sup>2)</sup> Not subject to production test. This parameter is verified by design / characterization.



## 5.5.8 Error Detection Timing

**Table 59 Error Detection Timing** 

Parameter	Symbol	Values			Unit	<b>Note or Test Condition</b>
		Min.	Тур.	Max.		
Dead Time for Shoot Through Protection	t <sub>DEAD</sub>	720	-	1200	ns	
Class A event detection to <b>NFLTA</b> activation	t <sub>AFLTA</sub>	-	2	5	μs	
<b>EN</b> (Enable) event detection to turn off sequence activation	t <sub>OFFCLA</sub>	-	-	400	ns	V <sub>TOFF</sub> =V <sub>CC2</sub> - 1 V <sup>1)</sup>
<b>DESAT</b> event detection to turn off sequence activation	t <sub>OFFDESAT2</sub>	-	-	430	ns	V <sub>TOFF</sub> =V <sub>CC2</sub> - 1 V, after blanking time elapsed
<b>OCP</b> event occurrence to turn off sequence activation	t <sub>OFFOCP2</sub>	-	110	130	ns	V <sub>TOFF</sub> =V <sub>CC2</sub> - 1 V, after blanking time elapsed
Class B event detection to <b>NFLTB</b> activation	t <sub>BFLTB</sub>	-	2	5	μs	
Class B event detection to turn off sequence activation	t <sub>OFFCLB2</sub>	-	-	400	ns	V <sub>TOFF</sub> =V <sub>CC2</sub> - 1 V <sup>1)2)</sup>
Failure or reset event detection on primary to turn off sequence activation	t <sub>OFFRES1</sub>	-	-	255	ns	V <sub>TOFF</sub> =V <sub>CC2</sub> - 1 V <sup>1)2)</sup>
Failure or reset event detection on secondary to turn off sequence activation	t <sub>OFFRES2</sub>	-	-	400	ns	V <sub>TOFF</sub> =V <sub>CC2</sub> - 1 V <sup>2)3)</sup>
Verification Mode time out	t <sub>VMTO</sub>	-	14.7	-	ms	After a transition from OPM2 to OPM5, SCFG.TOSEN = $0_B^{2/3}$
		-	59	-	ms	After a transition from OPM2 to OPM5, SCFG.TOSEN = $1_B^{2/3}$
Desat ModeChange timeout	t <sub>DBTO</sub>	-	15	-	ms	2)3)
OVLO2 Mode Change timeout	t <sub>O2MTO</sub>	-	15	-	ms	2)3)
Life sign error detection time	t <sub>LS</sub>	-	5	-	μs	After error condition detected by logic.
Life sign error event detection on secondary to turn off sequence activation	t <sub>OFFLS</sub>	-	-	430	ns	V <sub>TOFF</sub> =V <sub>CC2</sub> - 1 V <sup>2)3)</sup>

<sup>1)</sup> Valid timing when **SCFG.AMCLD** and **SRTTOF.RTVAL** set to 0. Other settings will extend the timing for regular turn on/off by configured **SCFG.AMCLD** or **SRTTOF.RTVAL** value.

<sup>2)</sup> Verified by design / characterization. Not tested in production.

<sup>3)</sup> Deviation of the secondary clock needs to be considered.



#### 5.5.9 SPI Interface

**Table 60** SPI Interface Characteristics

Parameter	Symbol	Values			Unit	<b>Note or Test Condition</b>
		Min.	Тур.	Max.		
SPI frame size	N <sub>bit</sub>	N.a.	N*16	N.a.	bit	N is the daisy chain length
Baud rate	f <sub>SCLK</sub>	0.1	-	2.0	MHz	Standard SPI configuration, 1)
		0.1	-	1.8	MHz	Daisy chain configuration, 1)
SCLK duty cycle	D <sub>SCLK</sub>	45	-	55	%	2)
SDI set-up time	t <sub>SDIsu</sub>	45	-	-	ns	2)
SDI hold time	t <sub>SDIh</sub>	100	-	-	ns	2)
NCS lead time	t <sub>CSlead</sub>	1	-	-	μs	2)
NCS trail time	t <sub>CStrail</sub>	1	-	-	μs	2)
NCS inactive time	t <sub>CSinact</sub>	10	-	-	μs	2)
SDO enable time	t <sub>SDOen</sub>	-	-	500	ns	C <sub>load</sub> =20pF <sup>2)</sup>
SDO disable time	t <sub>SDOdis</sub>	-	-	1	μs	C <sub>load</sub> =20pF <sup>2)</sup>
SDO valid time	$t_{SDOv}$	10	-	205	ns	C <sub>load</sub> =20pF <sup>2)</sup>

- 1) Low Limit verified by design / characterization. Not tested in production.
- 2) Verified by design / characterization. Not tested in production.




Figure 26 SPI Interface Timing



#### **5.5.10** Insulation Characteristics

Table 61 Insulation Characteristics in compliance with DIN V VDE 0884 - 10 : 2006-12, expired on December 31st, 2019

Description	Symbol	Characteristic	Unit
Installation classification per EN60664-1, Table 1:			
rated main voltage less than 150 V <sub>rms</sub>		I - IV	
rated main voltage less than 300 V <sub>rms</sub>		I - III	
rated main voltage less than 600 V <sub>rms</sub>		1 - 11	
Climatic Classification		40 / 125 / 21	
Pollution Degree (EN 60664-1)		2	
Minimum External Clearance	CLR	8.12	mm
Minimum External Creepage	CPG	8.24	mm
Minimum Comparative Tracking Index	СТІ	400	
Maximum Repetitive Insulation Voltage	$V_{IORM}$	1420	V <sub>PEAK</sub>
Highest Allowable Overvoltage	$V_{IOTM}$	6000	$V_{PEAK}$
Maximum Surge Insulation Voltage	$V_{IOSM}$	4615	$V_{PEAK}$
Surge Insulation Test Voltage	$V_{IOSM,test}$	6000	$V_{PEAK}$
$V_{IOSM,test} = V_{IOSM} * 1.3$			
Input to output test voltage, method b <sup>1)</sup>	$V_{pd(m)}$	2663	$V_{PEAK}$
$V_{pd(m)} = V_{IORM}^*$ 1.875, 100% production test with $t_m = 1$ sec, partial discharge charge < 5 pC	V <sub>ini(b)</sub>	6000	V <sub>PEAK</sub>
Input to output test voltage, method a <sup>1)</sup>	$V_{pd(m)}$	2272	$V_{PEAK}$
$V_{pd(m)} = V_{IORM}^*$ 1.6, 100% sample test with $t_m = 60$ sec, partial discharge charge < 5 pC	V <sub>ini(a)</sub>	6000	$V_{PEAK}$
Insulation resistance at $T_s = 150$ °C, $V_{IO} = 500$ V	R <sub>IO</sub>	> 109	Ω
Insulation resistance at $100^{\circ}\text{C} \le T_{\text{amb}} \le 125^{\circ}\text{C}$ , $V_{\text{IO}} = 500 \text{ V}$	R <sub>IO</sub>	> 10 <sup>12</sup>	Ω

<sup>1)</sup> Refer to VDE 0884 - 10 for a detailed description of Method a and b partial discharge

Table 62Isolation Characteristics referring to UL 1577

Description	Symbol Characteristic		Unit
Insulation Test Voltage / 1 min	V <sub>ISO</sub>	3750	$V_{rms}$
Insulation Test Voltage / 1 sec	V <sub>ISO</sub>	4500	$V_{rms}$

# infineon

#### **Package Information**

## 6 Package Information




Figure 27 Package Dimensions





Figure 28 Recommended Footprint



#### **Package Information**



137

Figure 29 Packing Information (Tape & Reel)

Note: 1000 parts per reel, 1 reel per box, 330mm diameter of the reel.

#### Trademarks

Edition 2021-11-17 Published by Infineon Technologies AG 81726 Munich, Germany

© 2021 Infineon Technologies AG. All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

Document reference Z8F80223581

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.